UCSBarchlab / owlLinks
Control Logic Synthesis: Drawing the Rest of the OWL
☆12Updated last year
Alternatives and similar repositories for owl
Users that are interested in owl are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 years ago
- BTOR2 MLIR project☆26Updated last year
- Random Generator of Btor2 Files☆10Updated 2 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 6 months ago
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- ☆19Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆15Updated 2 weeks ago
- ☆17Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 2 months ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Updated 7 years ago
- Python version of tools to work with AIG formatted files☆12Updated 4 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated 10 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 10 months ago
- ☆13Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Updated 2 months ago
- ☆10Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- ☆17Updated 5 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆17Updated 3 months ago
- ☆24Updated 4 years ago
- ☆14Updated 7 years ago
- ☆16Updated last month
- CoreIR Symbolic Analyzer☆74Updated 4 years ago