UCSBarchlab / owlLinks
Control Logic Synthesis: Drawing the Rest of the OWL
☆13Updated last year
Alternatives and similar repositories for owl
Users that are interested in owl are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Updated 2 years ago
- BTOR2 MLIR project☆26Updated last year
- ☆12Updated 2 years ago
- Arithmetic multiplier benchmarks☆11Updated 8 years ago
- ☆19Updated last year
- Using e-graphs for logic synthesis☆26Updated this week
- FPGA synthesis tool powered by program synthesis☆52Updated 2 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last week
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated 3 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Updated 3 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 5 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 3 years ago
- ☆18Updated 4 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- ☆13Updated 4 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 6 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆40Updated last year
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Updated 7 years ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆20Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 8 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 10 months ago
- ☆24Updated 5 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆11Updated last month
- Integer Multiplier Generator for Verilog☆23Updated 5 months ago
- ☆10Updated 4 years ago
- CoreIR Symbolic Analyzer☆74Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12Updated 6 months ago