UCSBarchlab / owl
Control Logic Synthesis: Drawing the Rest of the OWL
☆10Updated 10 months ago
Alternatives and similar repositories for owl:
Users that are interested in owl are comparing it to the libraries listed below
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 3 months ago
- FPGA synthesis tool powered by program synthesis☆41Updated last week
- BTOR2 MLIR project☆25Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆13Updated 5 months ago
- Random Generator of Btor2 Files☆10Updated last year
- ☆13Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆29Updated 9 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 7 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- ☆18Updated 9 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 11 months ago
- ☆13Updated last month
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- ☆10Updated 5 years ago
- ☆12Updated 2 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- ☆24Updated 4 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated 3 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- ☆12Updated 7 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 2 years ago
- ☆16Updated 4 years ago
- ☆10Updated 5 months ago