Control Logic Synthesis: Drawing the Rest of the OWL
☆13Jun 17, 2024Updated last year
Alternatives and similar repositories for owl
Users that are interested in owl are comparing it to the libraries listed below
Sorting:
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- ☆15Nov 26, 2024Updated last year
- Using e-graphs for logic synthesis (ICCAD'25)☆33Updated this week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Examples of how to Generate Schematics from SystemVerilog Synthesis Tools☆22Dec 22, 2023Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- ☆16Jul 3, 2023Updated 2 years ago
- egraph <-> json☆16Dec 29, 2025Updated 2 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- ☆17Mar 26, 2025Updated 11 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- [FCCM 2023] PASTA: Programming and Automation Support for Scalable Task-Parallel HLS Programs on Modern Multi-Die FPGAs☆14Jun 26, 2025Updated 8 months ago
- Refreshing automation for inductive equational proofs using e-graphs☆24Jul 7, 2024Updated last year
- A unified programming framework for high and portable performance across FPGAs and GPUs☆11Mar 23, 2025Updated 11 months ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 9 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- ☆40Jan 22, 2026Updated last month
- SmoothE: Differentiable E-Graph Extraction (ASPLOS'25 Best Paper)☆31Jan 15, 2026Updated 2 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- [DAC2024] Explainable Fuzzy Neural Network with Multi-Fidelity Reinforcement Learning for Micro-Architecture Design Space Exploration☆10Oct 31, 2024Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆17Nov 20, 2025Updated 4 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Graph Learning at Scale: Characterizing and Optimizing Pre-Propagation GNNs (MLSys'25)☆17Apr 4, 2025Updated 11 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 2 months ago
- Symbolic Geometric Algebra with E-Graphs☆19Oct 11, 2023Updated 2 years ago
- A toy compiler for NumPy array expressions that uses e-graphs and MLIR☆118Aug 11, 2025Updated 7 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- Implementations of the classification algorithm "Adaboost" with various weak learners☆11Aug 25, 2017Updated 8 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆17May 12, 2022Updated 3 years ago
- Cohort Project☆19Oct 23, 2025Updated 4 months ago
- AlphaVerus: Formally Verified Code Generation through Self-Improving Translation and Treefinement☆26May 14, 2025Updated 10 months ago