LLM Evaluation Benchmark on Hardware Formal Verification
☆45Apr 3, 2025Updated last year
Alternatives and similar repositories for FVEval
Users that are interested in FVEval are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆30Jun 9, 2025Updated last year
- ☆30Jan 30, 2025Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 11 months ago
- ☆30Aug 18, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆13Jan 20, 2023Updated 3 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆32Jun 23, 2025Updated last year
- ☆18Nov 19, 2023Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 4 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- ☆16May 2, 2026Updated 5 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Automatic generation of architecture-level models for hardware from its RTL design.☆17Apr 12, 2023Updated 3 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆30Apr 9, 2025Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Verilog evaluation benchmark for large language model☆481Jul 14, 2025Updated last year
- ☆36Mar 31, 2025Updated last year
- ☆238Jun 8, 2026Updated 4 months ago
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆26Jan 28, 2026Updated 8 months ago
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆16Oct 6, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Hardware Formal Verification Tool☆122Updated this week
- ☆50May 18, 2024Updated 2 years ago
- Equivalence checking with Yosys☆65Sep 16, 2026Updated 3 weeks ago
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Jul 21, 2026Updated 2 months ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆34Sep 29, 2026Updated 2 weeks ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 9 months ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 10 months ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆27Apr 14, 2026Updated 5 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆14Mar 27, 2025Updated last year
- UnityChip Verification AI-Agent☆228Oct 1, 2026Updated last week