Alternatives and similar repositories for FVEval

Users that are interested in FVEval are comparing it to the libraries listed below

• gpt4rtl / AutoSVA2
  ☆17Updated 2 years ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆13Updated 2 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆47Updated last year
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆32Updated 11 months ago
• achieve-lab / assertion_data_for_LLM
  ☆23Updated 11 months ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆35Updated 11 months ago
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆85Updated this week
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆31Updated 9 months ago
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year
• zilongwang123 / LeaVe
  A tool for checking the contract satisfaction for hardware designs
  ☆12Updated 2 months ago
• efeslab / hardware-bugbase
  ☆20Updated last year
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 4 years ago
• amahzoon / genmul
  ☆19Updated 5 years ago
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 6 years ago
• hkustgz-zhang-lab / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆75Updated 2 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆17Updated 7 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated 3 weeks ago
• sterin / super-prove-build
  ☆14Updated 5 years ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆41Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆81Updated last year
• iscas-tis / CHA
  ☆19Updated last year
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆19Updated last year
• OSCC-Project / iMap
  Logic optimization and technology mapping tool.
  ☆20Updated 2 years ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆34Updated last year
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated 2 years ago