This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augmentation and RL (DATE25)".
☆13Mar 24, 2025Updated 11 months ago
Alternatives and similar repositories for VeriLogos
Users that are interested in VeriLogos are comparing it to the libraries listed below
Sorting:
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24Dec 21, 2025Updated 2 months ago
- ☆20Updated this week
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Research Papers on Efficient Neural Fields from EffL Group☆16Apr 21, 2025Updated 10 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆23Jan 30, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- ☆17Nov 19, 2023Updated 2 years ago
- ☆18Jul 11, 2021Updated 4 years ago
- Official Implementation of "The Role of Masking for Efficient Supervised Knowledge Distillation of Vision Transformers (ECCV 2024)”☆26Jan 15, 2025Updated last year
- Fuzz everything! Now let's fuzz chip!☆35Feb 11, 2026Updated 3 weeks ago
- Fix syntax errors of LLM-generated RTL☆43May 23, 2024Updated last year
- Automated Repair of Verilog Hardware Descriptions☆35Jan 16, 2025Updated last year
- Official Implementation of "Neural Image Compression with Text-guided Encoding for both Pixel-level and Perceptual Fidelity (ICML 2024)"☆42Aug 28, 2024Updated last year
- Easy wrapper for inserting LoRA layers in CLIP.☆40Jun 16, 2024Updated last year
- ☆14Jan 11, 2021Updated 5 years ago
- ☆12Feb 15, 2024Updated 2 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆43Oct 17, 2024Updated last year
- Artificial Netlist Generator☆46Mar 19, 2024Updated last year
- Codes for "Learning bounds for risk-sensitive learning," NeurIPS 2020 (or see arXiv 2006.08138)☆11Oct 15, 2020Updated 5 years ago
- Introduction to MLIR and xDSL training course☆19Oct 2, 2023Updated 2 years ago
- ☆14Dec 9, 2021Updated 4 years ago
- Language Models for Code Completion: a Practical Evaluation☆13Jan 19, 2024Updated 2 years ago
- The first large scale formally verified reasoning dataset for Verilog☆20May 16, 2025Updated 9 months ago
- codes for FreeUV: Ground-Truth-Free Realistic Facial UV Texture Recovery via Cross-Assembly Inference Strategy (CVPR2025)☆18Jun 18, 2025Updated 8 months ago
- Implementation of a simple genetic algorithm designed to solve the Traveling Salesman Problem, using ncurses to visualize the graph.☆11Nov 23, 2017Updated 8 years ago
- ☆14Jun 12, 2024Updated last year
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- A continuous local search SAT solver based on Fourier expansion for hybrid Boolean constraints.☆12Sep 18, 2024Updated last year
- [ICCV'25] Official PyTorch Implementation of "JointDiT: Enhancing RGB-Depth Joint Modeling with Diffusion Transformers"☆29Nov 27, 2025Updated 3 months ago
- CTL (Computation Tree Logic) SAT solver☆15Feb 10, 2020Updated 6 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆16Mar 21, 2025Updated 11 months ago
- ☆14Sep 3, 2024Updated last year
- Very fast python loader for gaussian splatting ply files.☆48Updated this week
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago