This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augmentation and RL (DATE25)".
☆14Mar 24, 2025Updated last year
Alternatives and similar repositories for VeriLogos
Users that are interested in VeriLogos are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆24May 20, 2026Updated 4 months ago
- Artificial Netlist Generator☆48Mar 19, 2024Updated 2 years ago
- The first large scale formally verified reasoning dataset for Verilog☆25May 16, 2025Updated last year
- Research Papers on Efficient Neural Fields from EffL Group☆16Apr 21, 2025Updated last year
- ☆14Jun 12, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆21Sep 15, 2024Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- ☆18Nov 19, 2023Updated 2 years ago
- ☆18Jul 11, 2021Updated 5 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 3 years ago
- ☆16Jun 30, 2024Updated 2 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆51Jul 22, 2026Updated 2 months ago
- ☆23Mar 12, 2026Updated 7 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆27Dec 17, 2024Updated last year
- ☆12Feb 15, 2024Updated 2 years ago
- Official Implementation of "The Role of Masking for Efficient Supervised Knowledge Distillation of Vision Transformers (ECCV 2024)”☆26Jan 15, 2025Updated last year
- Codes for "Learning bounds for risk-sensitive learning," NeurIPS 2020 (or see arXiv 2006.08138)☆11Oct 15, 2020Updated 5 years ago
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- ☆30Jan 30, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆18May 22, 2025Updated last year
- TrojanSAINT: Gate-Level Netlist Sampling-Based Inductive Learning for Hardware Trojan Detection☆23Oct 3, 2023Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Official Implementation of "Neural Image Compression with Text-guided Encoding for both Pixel-level and Perceptual Fidelity (ICML 2024)"☆44Aug 28, 2024Updated 2 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆33Dec 13, 2023Updated 2 years ago
- ☆17Mar 23, 2026Updated 6 months ago
- Language Models for Code Completion: a Practical Evaluation☆13Jan 19, 2024Updated 2 years ago
- a bunch of rubrics I made in different format and structure for llm judge and other use cases☆16Sep 22, 2025Updated last year
- TEVO: evolve LM motifs cheaply, then validate them in downstream train.py loops.☆20Apr 18, 2026Updated 5 months ago
- Easy wrapper for inserting LoRA layers in CLIP.☆40Jun 16, 2024Updated 2 years ago
- ☆21Jan 25, 2024Updated 2 years ago
- SDA: Low-Bit Stable Diffusion Acceleration on Edge FPGAs☆19May 23, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- psychology reasoning llm☆17Dec 16, 2025Updated 9 months ago
- ☆23Jul 7, 2026Updated 3 months ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 4 years ago
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆44Jul 9, 2025Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆140Apr 11, 2025Updated last year
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆26Jan 28, 2026Updated 8 months ago
- ISPD26 Contest: Post-Placement Buffering and Sizing☆35May 3, 2026Updated 5 months ago