Alternatives and similar repositories for VeriLogos

Users that are interested in VeriLogos are comparing it to the libraries listed below

• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆32Updated 9 months ago
• hkust-zhiyao / NetTAG
  NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
  ☆23Updated last month
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆49Updated last year
• HKUST-GZ-VLSI / Design-Dataset
  This is a repo to store circuit design datasets
  ☆19Updated 2 years ago
• HKUSTGZ-MICS-LYU / FlattenRTL
  This is a python repo for flattening Verilog
  ☆20Updated last month
• yaoxufeng / RTLRewriter-Bench
  ☆44Updated last year
• laiyao1 / ArithTreeRL
  The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
  ☆14Updated last year
• GATECH-EIC / mg-verilog
  ☆54Updated last year
• AutoBench / AutoBench
  ☆36Updated 9 months ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆66Updated 8 months ago
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆154Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆59Updated 2 weeks ago
• shailja-thakur / VGen
  ☆197Updated last year
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆78Updated 7 months ago
• NVlabs / curvyILT
  ☆20Updated 3 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆58Updated last year
• Entropy-xcy / sns
  ☆20Updated 3 years ago
• magicYang1573 / llm-hardware-test-generation
  ☆33Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆86Updated 9 months ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆35Updated 9 months ago
• IPRC-DIP / CodeV
  ☆53Updated 4 months ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆35Updated last year
• achieve-lab / assertion_data_for_LLM
  ☆23Updated last year
• NellyW8 / VeriReason
  This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…
  ☆18Updated 4 months ago
• NVlabs / CircuitOps
  ☆97Updated 7 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆34Updated 7 months ago
• AutoBench / CorrectBench
  ☆33Updated last month
• UIUC-ChenLab / Chrysalis-HLS
  ☆16Updated last year
• pku-dasys / easymac
  ☆18Updated 4 years ago
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆39Updated 8 months ago