drexel-ice / EDA-schemaLinks
☆14Updated 10 months ago
Alternatives and similar repositories for EDA-schema
Users that are interested in EDA-schema are comparing it to the libraries listed below
Sorting:
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- ☆77Updated this week
- Circuit release of the MAGICAL project☆40Updated 5 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆45Updated last year
- Intel's Analog Detailed Router☆39Updated 6 years ago
- ☆20Updated last year
- ☆32Updated 3 years ago
- ☆26Updated 4 years ago
- Open-sourced utilities for initial flow setup, calibration, and other user functions for OpenROAD project☆19Updated 6 years ago
- ☆32Updated 4 years ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- ☆33Updated 5 years ago
- ☆49Updated last year
- ILP SAT Detailed Router☆12Updated 5 years ago
- UCSD Sizer for leakage/dynamic power recovery, timing recovery☆18Updated 6 years ago
- A LEF/DEF Utility.☆33Updated 6 years ago
- The first version of TritonPart☆30Updated last year
- ☆29Updated last year
- VLSI placement and routing tool☆15Updated 3 weeks ago
- OpenDesign Flow Database☆17Updated 7 years ago
- Open Source Detailed Placement engine☆40Updated 6 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Open source process design kit for 28nm open process☆68Updated last year
- A configurable SRAM generator☆56Updated 4 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 2 weeks ago
- Reinforcement learning assisted analog layout design flow.☆32Updated last year
- ☆36Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Updated 2 years ago
- SMT-based-STDCELL-Layout-Generator☆18Updated 4 years ago