ai4eda / awesome-AI4EDALinks
This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for EDA.
☆173Updated 5 months ago
Alternatives and similar repositories for awesome-AI4EDA
Users that are interested in awesome-AI4EDA are comparing it to the libraries listed below
Sorting:
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆187Updated last year
- ☆92Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 3 months ago
- ☆276Updated 4 years ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆142Updated 5 months ago
- ☆251Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆55Updated 5 months ago
- ☆31Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆186Updated 6 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆160Updated 6 months ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆416Updated 4 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆287Updated 2 months ago
- ☆62Updated 3 weeks ago
- ☆94Updated 3 months ago
- ☆55Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆66Updated 5 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆82Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆138Updated 2 years ago
- ☆23Updated last year
- ☆76Updated 5 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆28Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆22Updated 2 years ago
- ☆66Updated 2 years ago
- ☆154Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆75Updated 3 weeks ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆69Updated 4 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆280Updated last month
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆138Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago