ai4eda / awesome-AI4EDA
This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for EDA.
☆128Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for awesome-AI4EDA
- ☆130Updated 4 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆115Updated last month
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆144Updated 10 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆99Updated this week
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆118Updated last month
- ☆29Updated last year
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆308Updated last week
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆63Updated 3 months ago
- ☆72Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…☆40Updated last year
- ☆56Updated last year
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆147Updated last year
- ☆45Updated last month
- ☆50Updated 3 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆26Updated 4 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆123Updated last year
- A Design Rule Checker with GPU Acceleration☆43Updated last year
- ☆38Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆20Updated last month
- EPFL logic synthesis benchmarks☆166Updated 2 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated 2 months ago
- ☆28Updated 2 years ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆97Updated 8 months ago
- ☆22Updated last week
- GPU-based logic synthesis tool☆69Updated 4 months ago
- Simple Python interface for ABC☆23Updated last year
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆19Updated last year
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆128Updated last year
- An open-source benchmark for generating design RTL with natural language☆71Updated 2 weeks ago