Alternatives and similar repositories for awesome-AI4EDA

Users that are interested in awesome-AI4EDA are comparing it to the libraries listed below

• cuhk-eda / Xplace
  Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization
  ☆120Updated this week
• lamda-bbo / Efficient-TDP
  Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
  ☆39Updated 2 months ago
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆141Updated 2 weeks ago
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆74Updated 8 months ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆125Updated 7 months ago
• NVlabs / CircuitOps
  ☆79Updated last month
• MIRALab-USTC / ChiPBench
  ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms
  ☆37Updated 2 weeks ago
• Thinklab-SJTU / awesome-ai4eda
  Awesome Artificial Intelligence for Electronic Design Automation Papers.
  ☆168Updated last year
• laiyao1 / maskplace
  ☆64Updated last year
• limbo018 / Limbo
  Library for VLSI CAD Design Useful parsers and solvers' api are implemented.
  ☆157Updated 4 months ago
• PKU-IDEA / SAGERoute
  SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)
  ☆21Updated 2 years ago
• LQY404 / EDA-info
  the awesome work, project and lab of EDA (Electronic Design Automation). continue update...
  ☆23Updated 8 months ago
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆67Updated 6 months ago
• ABKGroup / PlacementEssentialReadings
  ☆55Updated 4 years ago
• lamda-bbo / Open3DBench
  Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".
  ☆16Updated last month
• cuhk-eda / cu-gr
  CUGR, VLSI Global Routing Tool Developed by CUHK
  ☆134Updated 2 years ago
• opendrc / opendrc
  A Design Rule Checker with GPU Acceleration
  ☆49Updated last year
• dekura / LLANA
  LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation
  ☆19Updated 6 months ago
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.
  ☆53Updated 2 months ago
• VidyaChhabria / ThermEDGe-and-IREDGe
  Encoder-decoder based generative networks for static and transient thermal analysis
  ☆21Updated 2 years ago
• ASU-VDA-Lab / 2024_ICCAD_Contest_Gate_Sizing_Benchmark
  ☆22Updated 6 months ago
• bu-icsg / TAP-2.5D
  ☆30Updated 3 years ago
• TILOS-AI-Institute / MLCAD-2023-FPGA-Macro-Placement-Contest
  ☆29Updated last year
• ycchen218 / EDA-IRdrop-Prediction
  This is a deep-learning based model for Electronic Design Automation(EDA), predicting the IR drop location on the chip.
  ☆27Updated last year
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆189Updated 10 months ago
• cuhk-eda / CULS
  GPU-based logic synthesis tool
  ☆81Updated 9 months ago
• laiyao1 / AnalogCoder
  ☆56Updated last month
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆52Updated 7 months ago
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆133Updated 2 years ago
• PKUterran / NetlistGNN
  ☆43Updated 2 years ago