ai4eda / awesome-AI4EDALinks
This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for EDA.
☆167Updated 2 months ago
Alternatives and similar repositories for awesome-AI4EDA
Users that are interested in awesome-AI4EDA are comparing it to the libraries listed below
Sorting:
- Awesome Artificial Intelligence for Electronic Design Automation Papers.☆176Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆135Updated 2 months ago
- ☆90Updated 2 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆50Updated 2 months ago
- ☆272Updated 4 years ago
- ☆31Updated last year
- ☆225Updated last year
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆151Updated 4 months ago
- ☆74Updated last week
- ☆53Updated 3 months ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆278Updated 3 months ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆175Updated 3 months ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆60Updated last month
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆396Updated last month
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆43Updated 3 weeks ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆53Updated 2 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆22Updated 10 months ago
- A Design Rule Checker with GPU Acceleration☆53Updated last year
- ☆66Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆70Updated 2 months ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆264Updated last month
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆65Updated last year
- ☆23Updated 9 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆137Updated 2 years ago
- ☆74Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆47Updated 2 months ago