Alternatives and similar repositories for FuzzBtor2:

Users that are interested in FuzzBtor2 are comparing it to the libraries listed below

• gipsyh / rIC3
  Hardware Model Checker
  ☆26Updated this week
• fangwenji / tacas23-wasim
  ☆12Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆26Updated 6 months ago
• upscale-project / generic-sqed-demo
  ☆12Updated 3 years ago
• iscas-tis / CHA
  ☆16Updated 6 months ago
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆13Updated 2 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆20Updated last year
• sterin / super-prove-build
  ☆11Updated 4 years ago
• amahzoon / genmul
  ☆14Updated 4 years ago
• lijwen2748 / simplecar
  ☆14Updated 2 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated last month
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆10Updated last month
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆11Updated 5 years ago
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆18Updated this week
• gpt4rtl / AutoSVA2
  ☆12Updated last year
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆10Updated 9 months ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆14Updated 8 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆16Updated 3 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆20Updated 2 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆13Updated last year
• efeslab / asplos22-hardware-debugging-artifact
  ☆11Updated 7 months ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆24Updated 5 years ago
• ymanerka / ccicheck
  ☆9Updated 9 years ago
• Entropy-xcy / sns
  ☆14Updated 2 years ago
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago
• efeslab / hardware-bugbase
  ☆17Updated 7 months ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆87Updated 2 months ago