Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement
☆24Jul 14, 2026Updated 3 weeks ago
Alternatives and similar repositories for DR_RTL
Users that are interested in DR_RTL are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jan 20, 2023Updated 3 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆64Oct 28, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 7 months ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆17Jan 29, 2024Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆45May 29, 2025Updated last year
- ☆17Apr 16, 2024Updated 2 years ago
- ☆28Aug 18, 2025Updated 11 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆19Dec 18, 2023Updated 2 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 7 months ago
- 面向 AI 编程 Agent 的开源形式验证技能库，聚焦 FPV、SVA、证明优化、TCL 脚本与可扩展的形式验证工作流。Open-source formal verification skills for AI coding agents, focused on FPV,…☆24Jul 27, 2026Updated last week
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 2 months ago
- Verdi like, verilog code signal trace and show hierarchy script☆18Oct 16, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CPPL: A Circuit Prompt Programming Language☆16May 29, 2026Updated 2 months ago
- ☆24May 14, 2025Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆34Dec 11, 2025Updated 7 months ago
- ☆60Jan 19, 2026Updated 6 months ago
- ☆30Jun 25, 2024Updated 2 years ago
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆18Oct 30, 2023Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆74May 29, 2025Updated last year
- Baidu 100G Chasiss Switch hardware spec☆12Sep 20, 2017Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆29Dec 24, 2023Updated 2 years ago
- An open-source benchmark for generating design RTL with natural language☆212Nov 8, 2024Updated last year
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆32Oct 20, 2024Updated last year
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆23Nov 9, 2025Updated 8 months ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆57May 21, 2025Updated last year
- ISEDA'26 LEGO official Repo☆31Apr 8, 2026Updated 3 months ago
- AIGER And-Inverter-Graph Library☆105Feb 17, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- ☆69Apr 30, 2025Updated last year
- A GUI to help users visualize the structure of a verilog HDL project☆12Jul 26, 2015Updated 11 years ago
- Digital HDL Design Full-stack Agents☆175Jul 28, 2026Updated last week
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆34Jun 17, 2026Updated last month
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆41Updated this week
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆212May 21, 2026Updated 2 months ago