Collection for submission (Hardware Model Checking Benchmark)
☆13Nov 9, 2025Updated 7 months ago
Alternatives and similar repositories for HWMCC24-benchmark
Users that are interested in HWMCC24-benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jan 20, 2023Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 6 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 4 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Equivalence checking with Yosys☆60Jun 4, 2026Updated last month
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- LLM-Assisted Hardware Formal Verification Tool☆110Updated this week
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆69May 31, 2015Updated 11 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆110Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated last year
- The source code to the Voss II Hardware Verification Suite☆57Jun 2, 2026Updated last month
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 9 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- ☆15Jun 18, 2023Updated 3 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 5 months ago
- Fast Symbolic Repair of Hardware Design Code☆39Jan 20, 2025Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆82Jul 3, 2024Updated 2 years ago
- AIGER And-Inverter-Graph Library☆103Feb 17, 2026Updated 4 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Apr 21, 2026Updated 2 months ago
- ☆49May 18, 2024Updated 2 years ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Recent papers related to hardware formal verification.☆77Sep 20, 2023Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 5 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆26Jun 9, 2025Updated last year