Collection for submission (Hardware Model Checking Benchmark)
☆13Nov 9, 2025Updated 4 months ago
Alternatives and similar repositories for HWMCC24-benchmark
Users that are interested in HWMCC24-benchmark are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆13Jan 20, 2023Updated 3 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆40Apr 3, 2025Updated 11 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- ☆14Sep 14, 2020Updated 5 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- The source code to the Voss II Hardware Verification Suite☆57Feb 16, 2026Updated last month
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 6 months ago
- ☆14Jun 18, 2023Updated 2 years ago
- Metal: Learning a Meta-Solver for Syntax-Guided Program Synthesis☆15Feb 18, 2019Updated 7 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 9 months ago
- AIGER And-Inverter-Graph Library☆98Feb 17, 2026Updated last month
- A Modeling and Verification Platform for SoCs using ILAs☆82Jul 3, 2024Updated last year
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 8 months ago
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- ☆45May 18, 2024Updated last year
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Recent papers related to hardware formal verification.☆77Sep 20, 2023Updated 2 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- NLocalSAT; Boosting Local Search with Solution Prediction☆18Aug 4, 2023Updated 2 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 3 months ago