cornell-zhang / HOGA
Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
☆26Updated 6 months ago
Alternatives and similar repositories for HOGA:
Users that are interested in HOGA are comparing it to the libraries listed below
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 2 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- A graph linear algebra overlay☆51Updated last year
- ☆11Updated 3 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- ☆16Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆43Updated 6 months ago
- ☆25Updated 10 months ago
- This is a python repo for flattening Verilog☆16Updated 2 months ago
- ☆28Updated 10 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆48Updated 9 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆16Updated 9 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- ☆47Updated last month
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆16Updated 3 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated this week
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆19Updated 4 months ago
- ☆15Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆14Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆48Updated 4 months ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆29Updated last year
- DATuner Repository☆18Updated 6 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆60Updated 3 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆22Updated 8 months ago
- ☆22Updated 8 months ago