cornell-zhang / HOGALinks
Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
☆26Updated 9 months ago
Alternatives and similar repositories for HOGA
Users that are interested in HOGA are comparing it to the libraries listed below
Sorting:
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- ☆31Updated last year
- ☆16Updated 3 years ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆17Updated 5 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ☆11Updated 3 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆18Updated last week
- ☆17Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated this week
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆24Updated last year
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- ☆10Updated 2 years ago
- This is a repo to store circuit design datasets☆17Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- ☆53Updated 2 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated 11 months ago
- ☆22Updated 11 months ago
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆21Updated 7 months ago