sjtu-zhao-lab / hierarchical-gnn-for-hls
DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
☆13Updated last month
Related projects ⓘ
Alternatives and complementary repositories for hierarchical-gnn-for-hls
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆17Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆35Updated last month
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆47Updated this week
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆45Updated 5 months ago
- ☆15Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 2 weeks ago
- Dataset for ML-guided Accelerator Design☆31Updated 7 months ago
- ☆37Updated 4 months ago
- ☆21Updated 4 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆17Updated 6 months ago
- ☆20Updated 6 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated 10 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆21Updated 2 months ago
- An integrated CGRA design framework☆83Updated this week
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- This is a python repo for flattening Verilog☆12Updated 3 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- ☆27Updated 11 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- ☆36Updated 7 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆19Updated last year
- Research paper based on or related to ABC.☆15Updated this week
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆19Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆53Updated 2 months ago
- This is a repo to store circuit design datasets☆15Updated 9 months ago
- QuickEst repository: Quick Estimation of Quality of Results☆26Updated 6 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago