sjtu-zhao-lab / hierarchical-gnn-for-hls
DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
☆13Updated last month
Alternatives and similar repositories for hierarchical-gnn-for-hls:
Users that are interested in hierarchical-gnn-for-hls are comparing it to the libraries listed below
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆47Updated 7 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆39Updated 4 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆48Updated last week
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 8 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆14Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆20Updated 2 months ago
- Dataset for ML-guided Accelerator Design☆33Updated 2 months ago
- ☆16Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆36Updated last year
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- An integrated CGRA design framework☆85Updated 2 months ago
- ☆41Updated 10 months ago
- ☆37Updated 6 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 4 months ago
- This is a repo to store circuit design datasets☆15Updated last year
- This is a python repo for flattening Verilog☆15Updated last week
- ☆21Updated 6 months ago
- ☆21Updated 8 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆23Updated last month
- A circuit-element level explainer to explain machine learning model's prediction on chip layouts.☆17Updated last year
- An Open-Source Tool for CGRA Accelerators☆58Updated last week
- Research paper based on or related to ABC.☆24Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- ☆11Updated 3 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 5 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆21Updated 6 months ago