sjtu-zhao-lab / hierarchical-gnn-for-hls
DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
☆16Updated 4 months ago
Alternatives and similar repositories for hierarchical-gnn-for-hls:
Users that are interested in hierarchical-gnn-for-hls are comparing it to the libraries listed below
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆50Updated 10 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 3 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆17Updated 3 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆45Updated 7 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 8 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆15Updated last year
- ☆22Updated 9 months ago
- ☆25Updated last year
- ☆49Updated last month
- ☆15Updated 2 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆34Updated this week
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated last year
- ☆16Updated 3 years ago
- An integrated CGRA design framework☆87Updated last month
- ☆44Updated last month
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆54Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆27Updated 5 months ago
- ☆15Updated last year
- ☆28Updated last year
- A list of our chiplet simulaters☆32Updated 3 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆23Updated 9 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- Graph-learning assisted instruction vulnerability estimation published in DATE 2020☆13Updated 4 years ago
- ☆10Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆23Updated last year