sjtu-zhao-lab / hierarchical-gnn-for-hlsLinks
DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
☆17Updated 11 months ago
Alternatives and similar repositories for hierarchical-gnn-for-hls
Users that are interested in hierarchical-gnn-for-hls are comparing it to the libraries listed below
Sorting:
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆42Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆59Updated 6 months ago
- ☆16Updated 3 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆22Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆30Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- ☆61Updated 8 months ago
- ☆26Updated last year
- ☆29Updated last year
- An integrated CGRA design framework☆91Updated 8 months ago
- ☆20Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- A list of our chiplet simulaters☆44Updated 5 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆72Updated 8 months ago
- Collection of digital hardware modules & projects (benchmarks)☆74Updated this week
- This is a repo to store circuit design datasets☆19Updated last year
- The open-sourced version of BOOM-Explorer☆45Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆25Updated 2 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆55Updated 4 months ago
- This repository contains the code for this paper: Chiplet-Gym: An RL-based Optimization Framework for Chiplet-based AI Accelerator☆21Updated last year
- ☆31Updated 2 years ago
- GPU-based logic synthesis tool☆97Updated last week