sjtu-zhao-lab / hierarchical-gnn-for-hlsLinks
DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
☆17Updated 10 months ago
Alternatives and similar repositories for hierarchical-gnn-for-hls
Users that are interested in hierarchical-gnn-for-hls are comparing it to the libraries listed below
Sorting:
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆51Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆18Updated 3 years ago
- Dataset for ML-guided Accelerator Design☆39Updated 11 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- ☆27Updated last year
- ☆23Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆21Updated last year
- ☆16Updated 3 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆39Updated last year
- ☆20Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- The first version of TritonPart☆29Updated last year
- ☆41Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- ☆54Updated 5 months ago
- ☆60Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- A list of our chiplet simulaters☆43Updated 4 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆28Updated last year
- An integrated CGRA design framework☆91Updated 7 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 5 months ago