sjtu-zhao-lab / hierarchical-gnn-for-hlsLinks
DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
☆19Updated last year
Alternatives and similar repositories for hierarchical-gnn-for-hls
Users that are interested in hierarchical-gnn-for-hls are comparing it to the libraries listed below
Sorting:
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆64Updated 7 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- An integrated CGRA design framework☆91Updated 10 months ago
- ☆27Updated last year
- Dataset for ML-guided Accelerator Design☆43Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- ☆29Updated last year
- ☆62Updated 9 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆48Updated last year
- ☆18Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆28Updated 4 months ago
- ☆44Updated last year
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆31Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆75Updated last month
- ☆20Updated 3 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆16Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆31Updated 2 years ago
- The first version of TritonPart☆31Updated 2 years ago
- ☆56Updated 6 months ago
- CGRA Compilation Framework☆91Updated 2 years ago