sjtu-zhao-lab / hierarchical-gnn-for-hlsView external linksLinks
DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
☆19Dec 10, 2024Updated last year
Alternatives and similar repositories for hierarchical-gnn-for-hls
Users that are interested in hierarchical-gnn-for-hls are comparing it to the libraries listed below
Sorting:
- An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation☆56Mar 22, 2024Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated last year
- ☆40Oct 10, 2025Updated 4 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model☆15Jan 29, 2024Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆62Mar 24, 2025Updated 10 months ago
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆21Dec 17, 2024Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆23Dec 21, 2025Updated last month
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Problems and Results of IWLS 2023 Programming Contest☆16Apr 12, 2025Updated 10 months ago
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Apr 15, 2022Updated 3 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆59Aug 1, 2025Updated 6 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆31Dec 13, 2023Updated 2 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Updated this week
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Mar 7, 2024Updated last year
- ☆30Apr 23, 2024Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆75Jul 10, 2025Updated 7 months ago
- Awesome machine learning for logic synthesis☆30Sep 21, 2022Updated 3 years ago
- ☆41Updated this week
- ☆29Oct 4, 2017Updated 8 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- ns3-simulator-for-satellite☆11Jul 29, 2022Updated 3 years ago
- ☆34Jun 7, 2021Updated 4 years ago
- Dataset for ML-guided Accelerator Design☆43Nov 18, 2024Updated last year
- ☆14Jan 11, 2021Updated 5 years ago
- this is a module for ns3 to support dtn☆10Jun 2, 2018Updated 7 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆50Oct 28, 2024Updated last year
- ☆43Oct 17, 2024Updated last year
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 2 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Oct 3, 2023Updated 2 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆87Aug 12, 2025Updated 6 months ago
- ☆11Aug 5, 2023Updated 2 years ago
- A comprehensive, modular learning path for mastering UVM (Universal Verification Methodology) and pyuvm (Python UVM implementation) with …☆22Jan 25, 2026Updated 3 weeks ago