sjtu-zhao-lab / hierarchical-gnn-for-hlsLinks
DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"
☆19Updated last year
Alternatives and similar repositories for hierarchical-gnn-for-hls
Users that are interested in hierarchical-gnn-for-hls are comparing it to the libraries listed below
Sorting:
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆53Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆55Updated 11 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆60Updated 7 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆23Updated last year
- Dataset for ML-guided Accelerator Design☆43Updated last year
- [DATE 2022] PowerGear: Early-Stage Power Estimation in FPGA HLS via Heterogeneous Edge-Centric GNNs☆20Updated 3 years ago
- ☆29Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- ☆20Updated 3 years ago
- ☆16Updated 3 years ago
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆30Updated 2 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- ☆26Updated last year
- ☆42Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆74Updated 3 weeks ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆44Updated last year
- This is a repo to store circuit design datasets☆19Updated last year
- ☆61Updated 9 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last week
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Updated 3 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆17Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- The first version of TritonPart☆31Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆37Updated 7 months ago
- GPU-based logic synthesis tool☆97Updated last month
- This is a python repo for flattening Verilog☆20Updated last week
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆91Updated 7 months ago