achieve-lab / assertion_data_for_LLMLinks
☆18Updated 8 months ago
Alternatives and similar repositories for assertion_data_for_LLM
Users that are interested in assertion_data_for_LLM are comparing it to the libraries listed below
Sorting:
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- An advanced circuit-based sat solver☆29Updated 7 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- Hardware Formal Verification Tool☆67Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- ☆17Updated last year
- ☆12Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 11 months ago
- ☆40Updated last year
- Random Generator of Btor2 Files☆10Updated 2 years ago
- Automated Repair of Verilog Hardware Descriptions☆33Updated 8 months ago
- A Formal Verification Framework for Chisel☆18Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- ☆18Updated 4 years ago
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 4 months ago
- ☆10Updated 3 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆25Updated 5 months ago
- AIGER And-Inverter-Graph Library☆88Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆52Updated 9 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- Research paper based on or related to ABC.☆52Updated 3 months ago
- Logic optimization and technology mapping tool.☆19Updated last year
- ☆19Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- ☆15Updated 2 years ago
- This is a repo to store circuit design datasets☆18Updated last year
- A generic parser and tool package for the BTOR2 format.☆42Updated 3 weeks ago