☆23Jan 30, 2025Updated last year
Alternatives and similar repositories for assertion_data_for_LLM
Users that are interested in assertion_data_for_LLM are comparing it to the libraries listed below
Sorting:
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- A SystemVerilog Assertion dataset to improve hardware verification with LLMs.☆22Jun 9, 2025Updated 8 months ago
- ☆16Aug 29, 2024Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆25Apr 9, 2025Updated 10 months ago
- Hardware Formal Verification Tool☆88Updated this week
- ☆33Dec 21, 2025Updated 2 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆13Mar 24, 2025Updated 11 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- ☆13Feb 14, 2026Updated 2 weeks ago
- ☆14Sep 3, 2024Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- An advanced circuit-based sat solver☆36Feb 24, 2025Updated last year
- ☆14Jun 18, 2023Updated 2 years ago
- ☆36Apr 11, 2025Updated 10 months ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- GPU-enabled Hardware Fuzzer using Genetic Algorithm☆20Jul 12, 2023Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- ☆17Nov 19, 2023Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- ☆19Jul 12, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- Graph your gate-level verilog code as a directed graph!☆18Nov 3, 2020Updated 5 years ago
- Efficient Sampling of SAT Solutions for Testing☆35Sep 20, 2019Updated 6 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- The source code to the Voss II Hardware Verification Suite☆56Feb 16, 2026Updated last week
- HLSyn benchmark for paper "Towards a Comprehensive Benchmark for FPGA Targeted High-Level Synthesis"☆31Dec 13, 2023Updated 2 years ago
- Sth in Control-Flow Integrity☆20Dec 25, 2018Updated 7 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- ☆25Jun 16, 2021Updated 4 years ago
- ☆265Jul 8, 2024Updated last year