Alternatives and similar repositories for assertion_data_for_LLM:

Users that are interested in assertion_data_for_LLM are comparing it to the libraries listed below

• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆13Updated last month
• bu-icsg / ProcessorFuzz
  ☆12Updated 8 months ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆11Updated 3 years ago
• iscas-tis / CHA
  ☆19Updated 9 months ago
• hammad-a / verilog_repair
  Automated Repair of Verilog Hardware Descriptions
  ☆30Updated 3 months ago
• dian-lun-lin / GenFuzz
  GPU-enabled Hardware Fuzzer using Genetic Algorithm
  ☆17Updated last year
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆48Updated this week
• ekiwi / simulator-independent-coverage
  Project Repo for the Simulator Independent Coverage Research
  ☆19Updated 2 years ago
• Moorvan / RISCV-Formal-Chisel
  RISC-V Formal in Chisel
  ☆11Updated last year
• efeslab / asplos22-hardware-debugging-artifact
  ☆12Updated 10 months ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆9Updated 6 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆27Updated 6 months ago
• ekiwi / rtl-fuzz-lab
  A Modular Open-Source Hardware Fuzzing Framework
  ☆32Updated 3 years ago
• OpenXiangShan / xfuzz
  Fuzzing General-Purpose Hardware Designs with Software Fuzzers
  ☆16Updated last week
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆21Updated 3 months ago
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆11Updated 7 months ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• HWSec-UNC / Sylvia
  ☆13Updated last week
• efeslab / hardware-bugbase
  ☆18Updated 10 months ago
• rzhang2285 / Coppelia
  Code repository for Coppelia tool
  ☆23Updated 4 years ago
• Entropy-xcy / sns
  ☆15Updated 2 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago
• shaowei-cai-group / X-SAT
  An advanced circuit-based sat solver
  ☆21Updated 2 months ago
• ekiwi / rtl-repair
  Fast Symbolic Repair of Hardware Design Code
  ☆22Updated 3 months ago
• iscas-tis / riscv-spec-core
  Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.
  ☆13Updated 2 weeks ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• ics-jku / spinalfuzz
  Fuzzing for SpinalHDL
  ☆16Updated 2 years ago