Alternatives and similar repositories for HaVen

Users that are interested in HaVen are comparing it to the libraries listed below

• IPRC-DIP / CodeV
  ☆53Updated 3 months ago
• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆29Updated 8 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆241Updated 10 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆30Updated 5 months ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆39Updated last year
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆18Updated last year
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆75Updated 8 months ago
• AutoBench / AutoBench
  ☆33Updated 8 months ago
• shailja-thakur / AutoChip
  ☆39Updated 9 months ago
• ACADLab / SPICEPilot
  This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.
  ☆23Updated 6 months ago
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆54Updated 6 months ago
• HPAI-BSC / TuRTLe
  TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
  ☆35Updated last week
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆150Updated last year
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆35Updated 10 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆257Updated last year
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆54Updated 11 months ago
• NVlabs / VerilogCoder
  ☆84Updated 9 months ago
• shailja-thakur / VGen
  ☆192Updated last year
• magicYang1573 / llm-hardware-test-generation
  ☆33Updated last year
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆44Updated last year
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆34Updated last year
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆59Updated 6 months ago
• NVlabs / verilog-eval
  Verilog evaluation benchmark for large language model
  ☆350Updated 5 months ago
• NellyW8 / VeriReason
  This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…
  ☆17Updated 2 months ago
• hkust-zhiyao / NetTAG
  NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)
  ☆21Updated last week
• laiyao1 / AnalogCoder
  ☆105Updated 3 months ago
• lesliepy99 / RAG-EDA
  ☆18Updated 8 months ago
• wuhy68 / ChatEDA
  ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)
  ☆35Updated 6 months ago
• UIUC-ChenLab / Chrysalis-HLS
  ☆15Updated last year
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆141Updated 4 months ago