Intelligent-Computing-Research-Group / HaVenLinks
[DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
☆26Updated 4 months ago
Alternatives and similar repositories for HaVen
Users that are interested in HaVen are comparing it to the libraries listed below
Sorting:
- ☆52Updated 2 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆27Updated 7 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆238Updated 9 months ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆31Updated 5 months ago
- ☆32Updated 7 months ago
- ☆38Updated 8 months ago
- Fix syntax errors of LLM-generated RTL☆39Updated last year
- ☆190Updated last year
- Datasets for EDA LLM research☆35Updated 10 months ago
- ☆251Updated last year
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆26Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆136Updated 4 months ago
- ☆99Updated 3 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆35Updated 6 months ago
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆72Updated 7 months ago
- This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.☆21Updated 6 months ago
- An open-source benchmark for generating design RTL with natural language☆142Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆52Updated 11 months ago
- LLM4HWDesign Starting Toolkit☆18Updated last year
- ☆55Updated 5 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆42Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆18Updated 3 months ago
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆15Updated last month
- ☆31Updated 3 years ago
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆34Updated last week
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆28Updated last year
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆173Updated 5 months ago
- LLMs and the Future of Chip Design: Unveiling Security Risks and Building Trust☆33Updated last year
- ☆33Updated last year
- Verilog evaluation benchmark for large language model☆342Updated 4 months ago