[DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
☆43Jul 9, 2025Updated last year
Alternatives and similar repositories for HaVen
Users that are interested in HaVen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 9 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆32Oct 20, 2024Updated last year
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆25Dec 17, 2024Updated last year
- ☆56Jan 6, 2026Updated 6 months ago
- ☆17Aug 8, 2025Updated 11 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆127Apr 11, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆41Apr 13, 2025Updated last year
- ☆63Sep 4, 2025Updated 10 months ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆31Dec 11, 2025Updated 7 months ago
- ☆49May 18, 2024Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- ☆57Jul 13, 2026Updated last week
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆33Jun 5, 2024Updated 2 years ago
- ☆174Mar 10, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆64Oct 28, 2024Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)☆45Feb 23, 2026Updated 4 months ago
- ☆58Mar 10, 2025Updated last year
- Verilog evaluation benchmark for large language model☆453Jul 14, 2025Updated last year
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆26Jul 3, 2026Updated 2 weeks ago
- ISEDA'26 LEGO official Repo☆31Apr 8, 2026Updated 3 months ago
- The first large scale formally verified reasoning dataset for Verilog☆21May 16, 2025Updated last year
- ☆190Jun 8, 2026Updated last month
- An open-source benchmark for generating design RTL with natural language☆209Nov 8, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆29Jun 4, 2025Updated last year
- ☆43Apr 11, 2025Updated last year
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆96Jul 29, 2025Updated 11 months ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆309Feb 9, 2025Updated last year
- ☆15Oct 8, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆151Jul 23, 2025Updated 11 months ago
- ☆292Jul 8, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆34May 4, 2025Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 2 months ago
- LLM-based transistor sizing for AMS circuits☆31Apr 23, 2026Updated 2 months ago
- ☆19Aug 8, 2024Updated last year
- [TCAD 2026] AnalogCoder-Pro: Unifying Analog Circuit Generation and Optimization via Multi-modal LLMs☆60Mar 14, 2026Updated 4 months ago
- ☆42Dec 21, 2025Updated 6 months ago