[DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers
☆44Jul 9, 2025Updated last year
Alternatives and similar repositories for HaVen
Users that are interested in HaVen are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This is the Github Repo for the paper: VeriReason: Reinforcement Learning with Testbench Feedback for Reasoning-Enhanced Verilog Generati…☆29Sep 25, 2025Updated 11 months ago
- OriGen: Enhancing RTL Code Generation with Code-to-Code Augmentation and Self-Reflection(ICCAD 2024)☆34Oct 20, 2024Updated last year
- ICCD'24 paper: "AutoVCoder: A systematic framework for automated verilog code generation"☆26Dec 17, 2024Updated last year
- Fix syntax errors of LLM-generated RTL☆57May 23, 2024Updated 2 years ago
- ☆57Jan 6, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆17Jul 26, 2026Updated last month
- ☆20Oct 17, 2024Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆43Apr 13, 2025Updated last year
- MAGE: A Multi-Agent Engine for Automated RTL Code Generation☆134Apr 11, 2025Updated last year
- ☆65Sep 4, 2025Updated 11 months ago
- PRO-V: An Efficient Program Generation Multi-Agent System for Automatic RTL Verification☆36Dec 11, 2025Updated 8 months ago
- ☆49May 18, 2024Updated 2 years ago
- LLM4HWDesign Starting Toolkit☆20Oct 4, 2024Updated last year
- ☆60Jul 13, 2026Updated last month
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- RTL-Repo: A Benchmark for Evaluating LLMs on Large-Scale RTL Design Projects - IEEE LAD'24☆34Jun 5, 2024Updated 2 years ago
- ☆181Mar 10, 2025Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆69Oct 28, 2024Updated last year
- TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025, ACM TODAES 2026)☆48Jul 22, 2026Updated last month
- ☆61Mar 10, 2025Updated last year
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆321Feb 9, 2025Updated last year
- Verilog evaluation benchmark for large language model☆465Jul 14, 2025Updated last year
- ICRTL Benchmark: Industrial-level RTL design challenges for evaluating PPA optimization, code generation, and LLM applications in EDA.☆31Jul 3, 2026Updated last month
- ISEDA'26 LEGO official Repo☆29Apr 8, 2026Updated 4 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The first large scale formally verified reasoning dataset for Verilog☆23May 16, 2025Updated last year
- ☆212Jun 8, 2026Updated 2 months ago
- An open-source benchmark for generating design RTL with natural language☆223Aug 15, 2026Updated 2 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆49May 29, 2025Updated last year
- This repository includes the data and scripts utilized in the study titled "Improving LLM-based Verilog Code Generation with Data Augment…☆14Mar 24, 2025Updated last year
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆40Jun 17, 2025Updated last year
- Generative Benchmark for LLM-Aided Hardware Design☆30Jun 4, 2025Updated last year
- ☆44Apr 11, 2025Updated last year
- This is the Github Repo for the paper: MCP4EDA: LLM-Powered Model Context Protocol RTL-to-GDSII Automation with Backend Aware Synthesis O…☆107Jul 29, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆15Oct 8, 2024Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆152Jul 23, 2025Updated last year
- ☆295Jul 8, 2024Updated 2 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆35May 4, 2025Updated last year
- NetTAG: A Multimodal RTL-and-Layout-Aligned Netlist Foundation Model via Text-Attributed Graph (DAC'25)☆25May 20, 2026Updated 3 months ago
- LLM-based transistor sizing for AMS circuits☆36Apr 23, 2026Updated 4 months ago