Alternatives and similar repositories for HaVen

Users that are interested in HaVen are comparing it to the libraries listed below

• hkust-zhiyao / CircuitFusion
  CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)
  ☆23Updated 4 months ago
• IPRC-DIP / CodeV
  ☆47Updated 2 months ago
• GATECH-EIC / LLM4HWDesign_Starting_Toolkit
  LLM4HWDesign Starting Toolkit
  ☆18Updated 10 months ago
• aichipdesign / chipgptv
  Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)
  ☆27Updated 2 months ago
• AutoBench / AutoBench
  ☆26Updated 4 months ago
• stable-lab / MAGE
  MAGE: A Multi-Agent Engine for Automated RTL Code Generation
  ☆58Updated 4 months ago
• hkust-zhiyao / RTL-Coder
  A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.
  ☆220Updated 6 months ago
• wuhy68 / ChatEDA
  ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)
  ☆29Updated 3 months ago
• ACADLab / SPICEPilot
  This repository hosts the information of SPICEPilot: a training free LLM data-augmentation, new bench marking and future road-map.
  ☆21Updated 3 months ago
• shailja-thakur / AutoChip
  ☆32Updated 5 months ago
• OpenROAD-Assistant / EDA-Corpus
  Datasets for EDA LLM research
  ☆32Updated 7 months ago
• NVlabs / RTLFixer
  Fix syntax errors of LLM-generated RTL
  ☆36Updated last year
• Yu-Maryland / Verilog-to-PyG
  ☆24Updated last year
• shailja-thakur / VGen
  ☆179Updated 10 months ago
• Thinklab-SJTU / Awesome-LLM4EDA
  ☆225Updated last year
• JBlocklove / LLMs-for-EDA-Tutorial
  ☆53Updated 3 months ago
• yaoxufeng / RTLRewriter-Bench
  ☆36Updated last year
• hkust-zhiyao / RTLLM
  An open-source benchmark for generating design RTL with natural language
  ☆127Updated 9 months ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆30Updated last year
• GATECH-EIC / mg-verilog
  ☆47Updated 10 months ago
• aichipdesign / chipgptft
  Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)
  ☆47Updated 8 months ago
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆38Updated 10 months ago
• ACADLab / SA-DS
  ☆12Updated last year
• HPAI-BSC / TuRTLe
  TuRTLe: A Unified Evaluation of LLMs for RTL Generation 🐢 (MLCAD 2025)
  ☆19Updated last month
• masc-ucsc / hdlagent
  LLM Agent for Hardware Description Language
  ☆19Updated 2 months ago
• zslwyuan / AutoCellLibX
  AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining
  ☆15Updated 2 years ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆29Updated 4 months ago
• NVlabs / VerilogCoder
  ☆54Updated 5 months ago
• UCLA-VAST / GNN-DSE
  DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"
  ☆40Updated last year
• laiyao1 / AnalogCoder
  ☆74Updated 2 weeks ago