JKomp / AIGERLinks
Python version of tools to work with AIG formatted files
☆12Updated 4 months ago
Alternatives and similar repositories for AIGER
Users that are interested in AIGER are comparing it to the libraries listed below
Sorting:
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- ☆10Updated 3 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- ☆17Updated 4 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆47Updated 9 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆12Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- ☆12Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- ☆13Updated 4 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆16Updated 6 years ago
- ☆19Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- A generic parser and tool package for the BTOR2 format.☆42Updated this week
- Integer Multiplier Generator for Verilog☆23Updated 2 months ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 5 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆13Updated 5 years ago
- ☆15Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆17Updated 3 months ago
- BTOR2 MLIR project☆26Updated last year
- SATZilla SAT feature extraction tool☆11Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated 11 months ago
- ☆11Updated 2 months ago
- ☆14Updated 7 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- An advanced circuit-based sat solver☆29Updated 6 months ago