Python version of tools to work with AIG formatted files
☆12May 20, 2025Updated 10 months ago
Alternatives and similar repositories for AIGER
Users that are interested in AIGER are comparing it to the libraries listed below
Sorting:
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated 3 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 2 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆16Dec 30, 2023Updated 2 years ago
- ☆15May 24, 2023Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆85Feb 27, 2026Updated 3 weeks ago
- AIGER And-Inverter-Graph Library☆98Feb 17, 2026Updated last month
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 6 months ago
- MLIR+EqSat☆26Jan 10, 2026Updated 2 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Datasets for EDA LLM research☆39Jan 17, 2025Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆82Jul 10, 2025Updated 8 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- FOND4LTLf translates an LTLf/PLTLf-FOND to standard FOND planning problems☆16Nov 3, 2024Updated last year
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- GNN-RE datasets for circuit recognition☆57May 16, 2023Updated 2 years ago
- Regular Invariant Generator and SMTLIB2 code transformer☆13Aug 8, 2022Updated 3 years ago
- ☆16Jul 3, 2023Updated 2 years ago
- ☆19Jul 12, 2024Updated last year
- Strix is a tool for reactive synthesis of controllers from LTL specifications.☆25Sep 16, 2022Updated 3 years ago
- IDEA project source files☆112Oct 15, 2025Updated 5 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago