JKomp / AIGERLinks
Python version of tools to work with AIG formatted files
☆12Updated 3 months ago
Alternatives and similar repositories for AIGER
Users that are interested in AIGER are comparing it to the libraries listed below
Sorting:
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆47Updated 8 months ago
- Random Generator of Btor2 Files☆10Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- ☆13Updated 4 years ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- ☆10Updated 3 years ago
- ☆12Updated 2 years ago
- BTOR2 MLIR project☆26Updated last year
- ☆17Updated 4 years ago
- ☆14Updated 7 years ago
- ☆15Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆35Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆15Updated 6 years ago
- ☆19Updated last year
- LLM Evaluation Benchmark on Hardware Formal Verification☆29Updated 4 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- Integer Multiplier Generator for Verilog☆23Updated last month
- A generic parser and tool package for the BTOR2 format.☆41Updated 3 months ago
- ☆11Updated 2 years ago
- ☆16Updated 7 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- ☆15Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆16Updated 3 months ago
- ☆11Updated 2 months ago
- A Formal Verification Framework for Chisel☆18Updated last year
- SATZilla SAT feature extraction tool☆10Updated last year
- DATuner Repository☆18Updated 6 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Updated 7 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 10 months ago