Python version of tools to work with AIG formatted files
☆12May 20, 2025Updated 9 months ago
Alternatives and similar repositories for AIGER
Users that are interested in AIGER are comparing it to the libraries listed below
Sorting:
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated 2 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- ☆15May 24, 2023Updated 2 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- Collection of digital hardware modules & projects (benchmarks)☆84Dec 5, 2025Updated 2 months ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- ☆16Dec 30, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- ☆19Jul 12, 2024Updated last year
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- ☆21Nov 18, 2022Updated 3 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- AIGER And-Inverter-Graph Library☆97Feb 17, 2026Updated last week
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆25Apr 21, 2023Updated 2 years ago
- Strix is a tool for reactive synthesis of controllers from LTL specifications.☆24Sep 16, 2022Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- Regular Invariant Generator and SMTLIB2 code transformer☆13Aug 8, 2022Updated 3 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- ☆11Jul 1, 2025Updated 8 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- IDEA project source files☆111Oct 15, 2025Updated 4 months ago
- propositional satisfiability problem (SAT) goes neural and deep☆12Aug 17, 2021Updated 4 years ago
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- MLIR+EqSat☆25Jan 10, 2026Updated last month