Alternatives and similar repositories for AIGER

Users that are interested in AIGER are comparing it to the libraries listed below

• amahzoon / genmul
  ☆16Updated 4 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• mvcisback / py-aiger
  py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
  ☆47Updated 6 months ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• ycunxi / ACEC_benchmarks
  Arithmetic multiplier benchmarks
  ☆11Updated 7 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆10Updated 3 years ago
• amahzoon / RevSCA-2.0
  ☆10Updated 5 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆20Updated 3 months ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆33Updated last year
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆23Updated last week
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆29Updated 2 years ago
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 2 months ago
• lnis-uofu / ML-Mapper
  ☆11Updated 2 years ago
• yuzeng2333 / autoGenILA
  Automatic generation of architecture-level models for hardware from its RTL design.
  ☆13Updated 2 years ago
• yaohsiaopid / rtl2uspec
  ☆11Updated 2 weeks ago
• NVlabs / FVEval
  LLM Evaluation Benchmark on Hardware Formal Verification
  ☆24Updated 3 months ago
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 6 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆11Updated last year
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• sterin / super-prove-build
  ☆13Updated 4 years ago
• achieve-lab / assertion_data_for_LLM
  ☆16Updated 5 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆18Updated last year
• hadarshavit / revisiting_satzilla
  SATZilla SAT feature extraction tool
  ☆10Updated last year
• cornell-zhang / datuner
  DATuner Repository
  ☆18Updated 6 years ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆22Updated 2 years ago
• chengyinwu / QuteRTL
  QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification
  ☆16Updated 8 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆15Updated 6 years ago
• iscas-tis / CHA
  ☆19Updated last year