☆14Oct 8, 2024Updated last year
Alternatives and similar repositories for PolarGate
Users that are interested in PolarGate are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DeepGate3 for ICCAD2024☆13May 26, 2025Updated 9 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- ☆28Jun 25, 2024Updated last year
- ☆33Dec 2, 2023Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆145Jul 23, 2025Updated 8 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26May 29, 2022Updated 3 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆23Mar 13, 2025Updated last year
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆25Jul 12, 2023Updated 2 years ago
- ☆14Feb 3, 2025Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Oct 17, 2020Updated 5 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- ☆12Aug 7, 2024Updated last year
- [DATE 2025] haven: hallucination-mitigated llm for verilog code generation aligned with hdl engineers☆38Jul 9, 2025Updated 8 months ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- ☆22Aug 8, 2025Updated 7 months ago
- 红楼梦数据集知识图谱☆15Oct 13, 2020Updated 5 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆16Nov 8, 2016Updated 9 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆35Nov 13, 2024Updated last year
- My learning notes for ML&SYS.☆13Mar 14, 2026Updated last week
- [NeurIPS'25 Spotlight] This is the official codebase for the paper: STAR: A Benchmark for Astronomical Star Fields Super-Resolution☆15Oct 9, 2025Updated 5 months ago
- ☆10Aug 22, 2023Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- [ICCAD'22 TinyML Contest] Efficient Heart Stroke Detection on Low-cost Microcontrollers☆15Jan 12, 2023Updated 3 years ago
- Implementation of hMETIS☆12Aug 2, 2022Updated 3 years ago
- EraseAnything, ICML 2025☆39Sep 28, 2025Updated 5 months ago
- ☆15May 24, 2023Updated 2 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 3 years ago
- The GraphBench package.☆28Mar 3, 2026Updated 3 weeks ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- EPFL logic synthesis benchmarks☆234Mar 3, 2026Updated 3 weeks ago
- [NeurIPS 2023] Implementation of "Transformers over Directed Acyclic Graphs"☆79May 19, 2025Updated 10 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated 2 months ago
- ☆24Dec 1, 2025Updated 3 months ago
- Information Retrieval system built by BERT and elasticsearch☆14Feb 9, 2020Updated 6 years ago
- [AAAI 2026 Oral] Automatic Multi-agent Communication Topology Design☆35Jan 30, 2026Updated last month