BUPT-GAMMA / PolarGateLinks
☆12Updated 11 months ago
Alternatives and similar repositories for PolarGate
Users that are interested in PolarGate are comparing it to the libraries listed below
Sorting:
- ☆29Updated last year
- DeepGate3 for ICCAD2024☆12Updated 3 months ago
- ☆23Updated last year
- ☆15Updated 2 years ago
- ☆12Updated 2 years ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆130Updated last month
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Research paper based on or related to ABC.☆52Updated 2 months ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆71Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 8 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆51Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆54Updated 3 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆11Updated last year
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆34Updated 2 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆77Updated last year
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆64Updated 2 months ago
- ☆37Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆24Updated 5 months ago
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆21Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- GPU-based logic synthesis tool☆90Updated last month
- ☆14Updated last year
- EPFL logic synthesis benchmarks☆211Updated 2 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆138Updated 3 months ago
- Encoder-decoder based generative networks for static and transient thermal analysis☆21Updated 2 years ago