BUPT-GAMMA / PolarGateLinks
☆11Updated 7 months ago
Alternatives and similar repositories for PolarGate
Users that are interested in PolarGate are comparing it to the libraries listed below
Sorting:
- ☆28Updated last year
- ☆22Updated 11 months ago
- ☆15Updated 2 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆54Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆128Updated 7 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆48Updated 4 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago
- Research paper based on or related to ABC.☆43Updated this week
- DeepGate3 for ICCAD2024☆11Updated last week
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- This is a deep-learning based model for Electronic Design Automation(EDA), predicting the congestion location.☆22Updated 9 months ago
- A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…☆26Updated last month
- ☆17Updated 2 years ago
- Artificial Netlist Generator☆39Updated last year
- A high-efficiency hybrid solving CEC algorithm☆11Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 9 months ago
- ☆31Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆68Updated this week
- The first version of TritonPart☆26Updated last year
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- ☆13Updated 11 months ago
- ☆11Updated 2 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago