Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
☆63Jun 14, 2025Updated 9 months ago
Alternatives and similar repositories for Efficient-TDP
Users that are interested in Efficient-TDP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆158Jan 16, 2026Updated 2 months ago
- ☆23Nov 25, 2024Updated last year
- ☆100Jun 20, 2025Updated 9 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆92Aug 22, 2024Updated last year
- ☆86Updated this week
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 9 months ago
- The first version of TritonPart☆33Jan 2, 2024Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆82Jun 11, 2025Updated 9 months ago
- ☆25Dec 8, 2025Updated 3 months ago
- Deep learning toolkit-enabled VLSI placement☆961Feb 19, 2026Updated last month
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- ☆15Jun 30, 2024Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆110Mar 9, 2024Updated 2 years ago
- ☆20Jan 4, 2024Updated 2 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆79Jan 15, 2026Updated 2 months ago
- RePlAce global placement tool☆247Aug 13, 2020Updated 5 years ago
- ☆78Oct 29, 2025Updated 4 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆54Sep 22, 2025Updated 6 months ago
- Official Implementation of "Circuit Transformer: A Transformer That Preserves Logical Equivalence"☆23Mar 13, 2025Updated last year
- Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)☆11Nov 2, 2021Updated 4 years ago
- ☆51Jan 3, 2024Updated 2 years ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆53Nov 4, 2024Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆84Jan 28, 2025Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆48May 21, 2025Updated 10 months ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆35Nov 13, 2024Updated last year
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆311Jan 5, 2026Updated 2 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- CircuitNet: An Open-Source Dataset for Machine Learning Applications in Electronic Design Automation (EDA)☆458Jul 17, 2025Updated 8 months ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- ☆33Dec 16, 2021Updated 4 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- ☆33Aug 23, 2022Updated 3 years ago
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆29Oct 17, 2020Updated 5 years ago