lamda-bbo / Efficient-TDP
Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
☆38Updated 2 months ago
Alternatives and similar repositories for Efficient-TDP:
Users that are interested in Efficient-TDP are comparing it to the libraries listed below
- ☆18Updated 5 months ago
- Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization☆121Updated 4 months ago
- The first version of TritonPart☆26Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆37Updated last week
- Artificial Netlist Generator☆38Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 9 months ago
- ☆30Updated 4 years ago
- A collection of ISCAS,ITC,TAU and other Benchmark Circuits for EDA tool evaluation.☆45Updated 3 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆46Updated 7 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆16Updated 3 weeks ago
- ☆43Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 8 months ago
- ☆31Updated 3 years ago
- ☆28Updated last year
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 6 months ago
- ☆29Updated last year
- Simple Python interface for ABC☆23Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆125Updated 6 months ago
- ☆38Updated last week
- ☆22Updated 10 months ago
- Collection of digital hardware modules & projects (benchmarks)☆55Updated last week
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆67Updated 6 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆102Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 7 months ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆133Updated 2 years ago
- ☆79Updated last month
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆36Updated 6 months ago
- ☆30Updated 3 years ago