Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".
☆62Jun 14, 2025Updated 8 months ago
Alternatives and similar repositories for Efficient-TDP
Users that are interested in Efficient-TDP are comparing it to the libraries listed below
Sorting:
- ☆23Nov 25, 2024Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- ☆96Jun 20, 2025Updated 8 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- ☆26Dec 8, 2025Updated 2 months ago
- ☆83Jan 5, 2026Updated last month
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆90Aug 22, 2024Updated last year
- The first version of TritonPart☆31Jan 2, 2024Updated 2 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆81Jun 11, 2025Updated 8 months ago
- ☆15Jun 30, 2024Updated last year
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆77Jan 15, 2026Updated last month
- ☆77Oct 29, 2025Updated 4 months ago
- Power and Timing Optimization Using MBFF☆20May 28, 2025Updated 9 months ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆45May 21, 2025Updated 9 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆109Mar 9, 2024Updated last year
- Deep learning toolkit-enabled VLSI placement☆947Feb 19, 2026Updated last week
- The implementation of AICircuit: A Multi-Level Dataset and Benchmark for AI-Driven Analog Integrated Circuit Design☆82Jan 28, 2025Updated last year
- ☆20Jan 4, 2024Updated 2 years ago
- Gate-level timing estimation toolkit☆25Apr 11, 2022Updated 3 years ago
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆34Nov 13, 2024Updated last year
- ☆32Dec 16, 2021Updated 4 years ago
- RePlAce global placement tool☆246Aug 13, 2020Updated 5 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆42May 29, 2025Updated 9 months ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆16Apr 7, 2023Updated 2 years ago
- Datasets for EDA LLM research☆38Jan 17, 2025Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 10 months ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Macro Placement - benchmarks, evaluators, and reproducible results from leading methods in open source☆301Jan 5, 2026Updated last month
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated last month
- ☆33Aug 23, 2022Updated 3 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆187Jun 15, 2025Updated 8 months ago
- ☆27Jun 25, 2024Updated last year
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆52Sep 22, 2025Updated 5 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- A High-performance Timing Analysis Tool for VLSI Systems☆10Feb 11, 2021Updated 5 years ago