scale-lab / EDAonCloudLinks
Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)
☆11Updated 4 years ago
Alternatives and similar repositories for EDAonCloud
Users that are interested in EDAonCloud are comparing it to the libraries listed below
Sorting:
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- An open multiple patterning framework☆82Updated last year
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆116Updated 2 years ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆83Updated 2 years ago
- ☆95Updated 6 years ago
- ☆97Updated 7 months ago
- ☆32Updated 4 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆76Updated 7 months ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆30Updated 3 years ago
- [ICML 2019] Circuit-GNN: Graph Neural Networks for Distributed Circuit Design http://circuit-gnn.csail.mit.edu/☆114Updated 2 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆129Updated 2 years ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- PACT: A Parallel Compact Thermal Simulator☆65Updated 3 weeks ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Updated 7 years ago
- ☆21Updated 3 years ago
- ☆24Updated 5 years ago
- ☆31Updated 2 years ago
- Library for VLSI CAD Design Useful parsers and solvers' api are implemented.☆190Updated 8 months ago
- Datasets for EDA LLM research☆38Updated last year
- OpenROAD's Chatbot Assistant☆31Updated this week
- A Design Rule Checker with GPU Acceleration☆61Updated 2 years ago
- DATC Robust Design Flow.☆36Updated 6 years ago
- DATC RDF☆50Updated 5 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆35Updated 8 months ago
- Global Router Built for ICCAD Contest 2019☆34Updated 5 years ago
- A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog …☆33Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26Updated 3 years ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago