scale-lab / EDAonCloudLinks
Characterizing and Optimizing EDA Flows for the Cloud (DATE'2021 and TCAD)
☆10Updated 4 years ago
Alternatives and similar repositories for EDAonCloud
Users that are interested in EDAonCloud are comparing it to the libraries listed below
Sorting:
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- An open multiple patterning framework☆81Updated last year
- Deep Reinforcement Learning of Analog Circuit Designs☆128Updated 2 years ago
- ☆32Updated 4 years ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- ☆97Updated 6 months ago
- ☆32Updated 2 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆15Updated 2 years ago
- Open Circuit Benchmark OCB and source code for CktGNN (https://openreview.net/forum?id=NE2911Kq1sp).☆74Updated 2 years ago
- ☆95Updated 6 years ago
- Datasets for EDA LLM research☆35Updated 11 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆53Updated 11 months ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- ☆15Updated 3 months ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- A Design Rule Checker with GPU Acceleration☆60Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆74Updated 6 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆48Updated 3 months ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆14Updated 3 years ago
- Selected problems and their solutions from the book on "Machine Intelligence in Design Automation"☆27Updated 7 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago
- Artificial Netlist Generator☆46Updated last year
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆26Updated 3 years ago
- A set of Python based parsers for multiple file format used in IC chip design, including Verilog, SPICE, lib (Synopsys Liberty).☆32Updated 10 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆181Updated 6 months ago
- ☆24Updated 5 years ago
- ☆18Updated 4 years ago