OpenROAD-Assistant / EDA-Corpus
Datasets for EDA LLM research
☆18Updated 5 months ago
Related projects ⓘ
Alternatives and complementary repositories for EDA-Corpus
- ☆53Updated last month
- ☆36Updated 7 months ago
- ☆28Updated 2 years ago
- Open Source PHY v2☆25Updated 7 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆16Updated 4 years ago
- ☆20Updated 7 months ago
- Intel's Analog Detailed Router☆37Updated 5 years ago
- This repo contains the code that runs RL+GNN to optimize LDOs in SKY130 process.☆32Updated 5 months ago
- DATC Robust Design Flow.☆37Updated 4 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆31Updated 2 weeks ago
- EDA physical synthesis optimization kit☆50Updated last year
- ☆45Updated last month
- Circuit release of the MAGICAL project☆29Updated 4 years ago
- Material for OpenROAD Tutorial at DAC 2020☆46Updated last year
- ☆39Updated 4 years ago
- SRAM☆20Updated 4 years ago
- ☆72Updated last month
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆24Updated last year
- sram/rram/mram.. compiler☆30Updated last year
- ☆29Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆39Updated 4 years ago
- OpenDesign Flow Database☆16Updated 6 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆47Updated last week
- ☆20Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆39Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆12Updated 3 years ago
- Benchmarks for Approximate Circuit Synthesis☆13Updated 4 years ago
- VeRLPy is an open-source python library developed to improve the digital hardware verification process by using Reinforcement Learning (R…☆24Updated 2 years ago
- ☆19Updated 2 weeks ago