OpenROAD-Assistant / EDA-CorpusLinks
Datasets for EDA LLM research
☆37Updated last year
Alternatives and similar repositories for EDA-Corpus
Users that are interested in EDA-Corpus are comparing it to the libraries listed below
Sorting:
- ☆97Updated 7 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆54Updated last year
- ☆59Updated 3 weeks ago
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆42Updated 8 months ago
- ☆27Updated last year
- ☆32Updated 4 years ago
- ☆79Updated last month
- ☆30Updated last year
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆141Updated 6 months ago
- ☆16Updated 4 years ago
- Circuit release of the MAGICAL project☆40Updated 6 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Updated 9 months ago
- EDA physical synthesis optimization kit☆64Updated 2 years ago
- DATC Robust Design Flow.☆36Updated 6 years ago
- ☆123Updated 2 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆31Updated 2 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆184Updated 7 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆15Updated 3 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆56Updated last year
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆59Updated last year
- ☆74Updated 3 months ago
- GNN-RE datasets for circuit recognition☆56Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆80Updated 2 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆169Updated 9 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆66Updated 8 months ago
- Artificial Netlist Generator☆46Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆18Updated 3 years ago
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆75Updated 7 months ago