OpenROAD-Assistant / EDA-CorpusLinks
Datasets for EDA LLM research
☆33Updated 8 months ago
Alternatives and similar repositories for EDA-Corpus
Users that are interested in EDA-Corpus are comparing it to the libraries listed below
Sorting:
- ☆91Updated 3 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 8 months ago
- ☆77Updated 3 months ago
- ☆54Updated 4 months ago
- ☆31Updated 3 years ago
- ☆31Updated last year
- ChatEDA: A Large Language Model Powered Autonomous Agent for EDA (TCAD'24, NAACL'25)☆31Updated 4 months ago
- ☆85Updated last month
- ☆24Updated last year
- ☆22Updated 11 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆133Updated 2 months ago
- ☆16Updated 3 years ago
- ☆61Updated 3 weeks ago
- EDA physical synthesis optimization kit☆62Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆62Updated last month
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆67Updated 3 months ago
- ☆87Updated 3 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆25Updated 5 months ago
- ☆38Updated 7 months ago
- ☆34Updated 2 years ago
- Circuit release of the MAGICAL project☆38Updated 5 years ago
- This repo awesome-AI4EDA contains the source for the webpage: https://ai4eda.github.io, which is a curated paper list of awesome AI for E…☆172Updated 3 months ago
- An open-source benchmark for generating design RTL with natural language☆133Updated 11 months ago
- 🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit☆155Updated 5 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆14Updated 3 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆25Updated 11 months ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated 4 months ago
- ☆184Updated 11 months ago
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆44Updated 2 weeks ago