OpenROAD-Assistant / EDA-Corpus
Datasets for EDA LLM research
☆23Updated 4 months ago
Alternatives and similar repositories for EDA-Corpus
Users that are interested in EDA-Corpus are comparing it to the libraries listed below
Sorting:
- ☆52Updated 7 months ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆47Updated 3 months ago
- ☆31Updated 3 years ago
- Intel's Analog Detailed Router☆38Updated 5 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- ☆80Updated last month
- ☆43Updated last year
- ☆56Updated last month
- ☆22Updated 6 months ago
- Collection of digital hardware modules & projects (benchmarks)☆58Updated last week
- EDA physical synthesis optimization kit☆54Updated last year
- ☆25Updated last year
- ☆25Updated 2 years ago
- Source code for the Paper: "Deep Reinforcement Learning for Analog Circuit Sizing with an Electrical Design Space and Sparse Rewards"☆12Updated 2 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆12Updated 3 years ago
- ☆71Updated 5 months ago
- ☆29Updated last year
- Material for OpenROAD Tutorial at DAC 2020☆47Updated 2 years ago
- ☆33Updated 5 years ago
- ☆40Updated 2 weeks ago
- ☆21Updated 2 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆17Updated 4 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Natural language is not enough: Benchmarking multi-modal generative AI for Verilog generation (ICCAD 2024)☆23Updated 10 months ago
- Open Source Detailed Placement engine☆38Updated 5 years ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆40Updated 5 months ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆19Updated 6 months ago
- A Design Rule Checker with GPU Acceleration☆49Updated last year
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago