veranki / knn-fpga-hls
FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.
☆20Updated 6 years ago
Related projects: ⓘ
- Convolution Neural Network of vgg19 model in verilog☆42Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆20Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆34Updated 7 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆21Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- 使用FPGA实现CNN模型☆13Updated 5 years ago
- ☆43Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆74Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆103Updated 7 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- ☆17Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆26Updated 4 years ago
- CNN accelerator using NoC architecture☆15Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆27Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 4 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 2 years ago
- An LeNet RTL implement onto FPGA☆38Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆32Updated 5 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆86Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆27Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆84Updated 9 months ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆15Updated 7 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆37Updated 4 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆21Updated 4 years ago
- ☆39Updated 5 years ago