FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.
☆21Apr 3, 2018Updated 8 years ago
Alternatives and similar repositories for knn-fpga-hls
Users that are interested in knn-fpga-hls are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53May 29, 2018Updated 7 years ago
- MTCNN with convolution reprogramed in c☆14Jul 25, 2019Updated 6 years ago
- An Synthesizable Deep Learning Library based on Xilinx High Level Synthesis(HLS) tool☆16Feb 20, 2017Updated 9 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Convolutional Neural Net written for implementation on an FPGA☆21Jun 26, 2017Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This project implements a convolution kernel based on vivado HLS on zcu104☆36Mar 15, 2020Updated 6 years ago
- Huffman encoding core (Vivado HLS Project)☆12Oct 15, 2019Updated 6 years ago
- A Toolkit For MRF☆11Mar 12, 2019Updated 7 years ago
- FPGA implementation of SKLearn Random Forest☆11Dec 12, 2016Updated 9 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 5 years ago
- The reference platform described in this report, uses a Xilinx ZYNQ-7000 hardware platform ZC702 as the real-time processing element appl…☆10Aug 22, 2016Updated 9 years ago
- ☆23Mar 25, 2023Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆25Jun 28, 2019Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31May 1, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆11Dec 8, 2018Updated 7 years ago
- ☆19Dec 19, 2018Updated 7 years ago
- Examples from the book by Deschamps et al. https://www.amazon.com/Implementation-Arithmetic-Functions-Electrical-Engineering/dp/940072986…☆18Apr 17, 2019Updated 7 years ago
- Embedded facial recognition system involving PYNQ board, Webcam, and HDMI output.☆11May 10, 2018Updated 7 years ago
- HOG-SVM algorithm implemented in a Zynq 7000 SoC (Digilent ZYBO)☆15May 27, 2018Updated 7 years ago
- A multi-site water quality prediction model incorporating adaptive graph convolution and CNN-LSTM☆15Sep 17, 2022Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- 使用FPGA实现CNN模型☆15Jun 21, 2019Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆54Jul 18, 2021Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆27May 20, 2019Updated 6 years ago
- Networking Template Library for Vivado HLS☆29Jul 12, 2020Updated 5 years ago
- My blogs and code for machine learning. http://cnblogs.com/pinard☆13Jul 12, 2019Updated 6 years ago
- ☆19Jun 17, 2022Updated 3 years ago
- implementing a Recurrent Neural Network with binarized weight format on FPGA☆22Sep 3, 2017Updated 8 years ago
- Neural Network for Pattern Recognition on an FPGA. Project for Education. Video lectures explain training of the network and FPGA impleme…☆23May 15, 2024Updated last year
- The community version of HLS_BLSTM (A BLSTM FPGA accelerator of an OCR appilcation, using CAPI/SNAP))☆11Sep 27, 2019Updated 6 years ago
- This repository is a collection of codes generated for optimizing the echo state network for RUL prediction of airplane engines☆10Oct 11, 2021Updated 4 years ago
- 具身智能入门自学☆31Apr 21, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆24Sep 23, 2015Updated 10 years ago
- CNN implementation based FPGA☆16Apr 8, 2019Updated 7 years ago
- Multi Layer Perceptron by Vivado HLS for Xilinx FPGA implementation☆12Dec 26, 2016Updated 9 years ago
- 基于长短记忆型递归神经网络的水质预测模型☆11Aug 11, 2018Updated 7 years ago
- A repository of my Xilinx Open Hardware 2020 submission including a demo of support vector machines on PYNQ, C++ source code and projects…☆16Jun 27, 2020Updated 5 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- 10小时搞定Latex排版☆12Jun 22, 2018Updated 7 years ago