veranki / knn-fpga-hls
FPGA implementation of a handwritten digit recognition system based on k-nearest-neighbors (k-NN) classifier algorithm.
☆21Updated 7 years ago
Alternatives and similar repositories for knn-fpga-hls:
Users that are interested in knn-fpga-hls are comparing it to the libraries listed below
- Build an open source, extremely simple DMA.☆21Updated 6 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆36Updated 8 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- To help machines learn what we human beings are doing via a camera is important. Once it comes true, machines can make different response…☆52Updated 6 years ago
- 使用FPGA实现CNN模型☆14Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆43Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- ☆45Updated 6 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- An LeNet RTL implement onto FPGA☆45Updated 6 years ago
- ☆17Updated 2 years ago
- FPGA实现动态图像识别☆20Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- 文档编写☆12Updated 4 years ago
- ☆25Updated 3 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago