AcceleratedCloud / SPynqLinks
Spark on Pynq
☆47Updated 5 years ago
Alternatives and similar repositories for SPynq
Users that are interested in SPynq are comparing it to the libraries listed below
Sorting:
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Face recognition, computer vision, deep learning, PYNQ, Movidius NCS☆59Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆46Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆104Updated 2 years ago
- Computer Vision Overlays on Pynq☆180Updated 5 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆110Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆181Updated 8 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- 中文:☆101Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆48Updated 6 years ago
- ☆88Updated 5 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A convolutional neural network implemented in hardware (verilog)☆157Updated 7 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- PYNQ学习资料☆164Updated 5 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆141Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆23Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago