AcceleratedCloud / SPynqLinks
Spark on Pynq
☆49Updated 6 years ago
Alternatives and similar repositories for SPynq
Users that are interested in SPynq are comparing it to the libraries listed below
Sorting:
- PYNQ, Neural network Language model, Overlay☆111Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- Computer Vision Overlays on Pynq☆188Updated 6 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆48Updated 7 years ago
- ☆90Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆280Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- ☆48Updated 7 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆89Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆47Updated 5 years ago
- RISC-V Integration for PYNQ☆177Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- DPU on PYNQ☆231Updated 3 months ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆164Updated 8 years ago
- This project describes how the cv2PYNQ python library was built☆21Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- ☆250Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆103Updated last year
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- PYNQ学习资料☆172Updated 5 years ago
- ☆29Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago