AcceleratedCloud / SPynq
Spark on Pynq
☆45Updated 5 years ago
Alternatives and similar repositories for SPynq:
Users that are interested in SPynq are comparing it to the libraries listed below
- PYNQ, Neural network Language model, Overlay☆105Updated 5 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- ☆88Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆68Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆103Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆107Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated last year
- Convolution Neural Network of vgg19 model in verilog☆45Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆177Updated 8 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆138Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆100Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆155Updated 7 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆46Updated 6 years ago
- ☆43Updated 6 years ago
- ☆83Updated 4 years ago
- Computer Vision Overlays on Pynq☆175Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆47Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Convolutional accelerator kernel, target ASIC & FPGA☆175Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆163Updated 10 months ago
- RISC-V Integration for PYNQ☆167Updated 5 years ago
- PYNQ学习资料☆160Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆130Updated 5 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆263Updated 5 years ago