AcceleratedCloud / SPynqLinks
Spark on Pynq
☆47Updated 6 years ago
Alternatives and similar repositories for SPynq
Users that are interested in SPynq are comparing it to the libraries listed below
Sorting:
- PYNQ, Neural network Language model, Overlay☆109Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- Computer Vision Overlays on Pynq☆179Updated 5 years ago
- ☆90Updated 5 years ago
- DPU on PYNQ☆225Updated 2 weeks ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆278Updated 5 years ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Updated 5 years ago
- ☆248Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- ☆84Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆183Updated 8 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- A convolutional neural network implemented in hardware (verilog)☆160Updated 7 years ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- ☆65Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆83Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- ☆108Updated 6 years ago
- ☆47Updated 7 years ago