fpgadeveloper / pynq-ncs-yoloLinks
YOLO object detector for Movidius Neural Compute Stick (NCS)
☆54Updated 7 years ago
Alternatives and similar repositories for pynq-ncs-yolo
Users that are interested in pynq-ncs-yolo are comparing it to the libraries listed below
Sorting:
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆76Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- ☆250Updated 5 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- PYNQ, Neural network Language model, Overlay☆112Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆113Updated 8 years ago
- ☆83Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆186Updated 8 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆335Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆88Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- ☆91Updated 5 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- ☆30Updated 7 years ago
- Computer Vision Overlays on Pynq☆189Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆112Updated 5 years ago
- FPGA Accelerator for CNN using Vivado HLS☆327Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆48Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆113Updated 7 years ago
- ☆48Updated 7 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 8 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆281Updated 6 years ago
- A convolutional neural network implemented in hardware (verilog)☆165Updated 8 years ago
- ☆46Updated 5 years ago