fpgadeveloper / pynq-ncs-yolo
YOLO object detector for Movidius Neural Compute Stick (NCS)
☆52Updated 6 years ago
Alternatives and similar repositories for pynq-ncs-yolo:
Users that are interested in pynq-ncs-yolo are comparing it to the libraries listed below
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆87Updated 4 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆68Updated last year
- Design contest for DAC 2018☆17Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- Xilinx Deep Learning IP☆92Updated 3 years ago
- ☆44Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆71Updated 6 years ago
- ☆27Updated 7 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆149Updated 5 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- ☆83Updated 4 years ago
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆105Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 5 years ago
- PYNQ Composabe Overlays☆70Updated 9 months ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- Computer Vision Overlays on Pynq☆178Updated 5 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆143Updated 5 years ago