fpgadeveloper / pynq-ncs-yoloLinks
YOLO object detector for Movidius Neural Compute Stick (NCS)
☆52Updated 7 years ago
Alternatives and similar repositories for pynq-ncs-yolo
Users that are interested in pynq-ncs-yolo are comparing it to the libraries listed below
Sorting:
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- ☆88Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆107Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆71Updated last year
- ☆84Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆105Updated 7 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- ☆46Updated 7 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 5 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 6 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆48Updated 6 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- ☆29Updated 7 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- This project is trying to create a base vitis platform to run with DPU☆47Updated 4 years ago
- ☆247Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- This project describes how the cv2PYNQ python library was built☆21Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago