fpgadeveloper / pynq-ncs-yolo
YOLO object detector for Movidius Neural Compute Stick (NCS)
☆52Updated 6 years ago
Alternatives and similar repositories for pynq-ncs-yolo:
Users that are interested in pynq-ncs-yolo are comparing it to the libraries listed below
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆109Updated 7 years ago
- ☆88Updated 4 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆70Updated 6 years ago
- Design contest for DAC 2018☆17Updated 6 years ago
- ☆83Updated 4 years ago
- Verilog Convolutional Neural Network on PYNQ☆28Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆68Updated last year
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 5 years ago
- ☆32Updated 5 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 6 years ago
- ☆44Updated 6 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- Xilinx Deep Learning IP☆93Updated 3 years ago
- Residual Binarized Neural Network☆43Updated 6 years ago
- ☆27Updated 6 years ago
- Python package which accelerates OpenCV image filtering functions for the PYNQ framework☆46Updated 6 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆135Updated 5 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆148Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆179Updated 8 years ago
- This project describes how the cv2PYNQ python library was built☆20Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆91Updated last year
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆175Updated last year