pulp-platform / sneLinks
☆20Updated 3 years ago
Alternatives and similar repositories for sne
Users that are interested in sne are comparing it to the libraries listed below
Sorting:
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆64Updated 4 years ago
- ☆17Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆92Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆18Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆29Updated 6 years ago
- ☆30Updated 3 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- Stochastic Computing for Deep Neural Networks☆33Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆75Updated 2 years ago
- ☆20Updated 4 years ago
- Fully opensource spiking neural network accelerator☆164Updated 2 years ago
- ☆54Updated 2 years ago
- [TCAD'24] This repository contains the source code for the paper "FireFly v2: Advancing Hardware Support for High-Performance Spiking Neu…☆23Updated last year
- Fully Hardware-Based Stochastic Neural Network☆22Updated last year
- ☆32Updated 10 months ago
- From Pytorch model to C++ for Vitis HLS☆19Updated last week
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆53Updated 4 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆15Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- SNN on FPGA☆11Updated 3 years ago
- ☆43Updated 2 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated 2 years ago
- ☆35Updated 6 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆14Updated 2 years ago
- Spiking Neural Network RTL Implementation☆64Updated 4 years ago
- Verilog and Python drivers and APIs for Neurram 48-core chip☆44Updated 3 years ago
- NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)☆12Updated 3 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆20Updated 5 years ago