pulp-platform / sne
☆17Updated 2 years ago
Alternatives and similar repositories for sne:
Users that are interested in sne are comparing it to the libraries listed below
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆49Updated last year
- ☆17Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆32Updated 5 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆24Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆16Updated 4 years ago
- ☆24Updated 2 years ago
- ☆14Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆53Updated 3 years ago
- ☆44Updated last year
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆21Updated 4 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆79Updated 2 years ago
- Spiking Neural Network Accelerator☆13Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆32Updated 5 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆31Updated 6 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆20Updated 6 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆46Updated 3 years ago
- Spiking Neural Network RTL Implementation☆49Updated 3 years ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆11Updated 9 months ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆56Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆14Updated 4 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆10Updated last year
- A repository FPGA-friendly SNN models☆32Updated 3 years ago
- Template for project1 TPU☆13Updated 3 years ago
- ☆18Updated 2 years ago
- tpu-systolic-array-weight-stationary☆20Updated 3 years ago
- Models and training scripts for "LSTMs for Keyword Spotting with ReRAM-based Compute-In-Memory Architectures" (ISCAS 2021).☆14Updated 3 years ago
- A project dedicated to developing a hardware Integrated Circuit (IC) for a Spike Neural Network (SNN), powered by the RTL code generated …☆41Updated 11 months ago
- NeuroSync: A Scalable and Accurate Brain Simulation System using Safe and Efficient Speculation (HPCA 2022)☆8Updated 2 years ago
- ReRAM implementation on CNN☆18Updated 6 years ago