666DZY666 / Design-and-Implementation-of-Face-Recognition-based-on-PYNQLinks
Face recognition, computer vision, deep learning, PYNQ, Movidius NCS
☆61Updated 6 years ago
Alternatives and similar repositories for Design-and-Implementation-of-Face-Recognition-based-on-PYNQ
Users that are interested in Design-and-Implementation-of-Face-Recognition-based-on-PYNQ are comparing it to the libraries listed below
Sorting:
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆75Updated last year
- 中文:☆102Updated 5 years ago
- PYNQ学习资料☆165Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆82Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- ☆248Updated 4 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆238Updated 4 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆50Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆73Updated 7 years ago
- FPGA Accelerator for CNN using Vivado HLS☆323Updated 3 years ago
- ☆47Updated 7 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆184Updated 8 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆97Updated last year
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- PYNQ, Neural network Language model, Overlay☆110Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆187Updated last year
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆46Updated 5 years ago
- A hardware implementation of CNN, written by Verilog and synthesized on FPGA☆238Updated 6 years ago
- FPGA implementation of Cellular Neural Network (CNN)☆143Updated 7 years ago
- Pynq computer vision examples with an OV5640 camera☆51Updated 5 years ago
- A real time Histogram of Oriented Gradients Implementation on FPGA☆32Updated 7 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆18Updated 2 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆107Updated 7 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago