666DZY666 / Design-and-Implementation-of-Face-Recognition-based-on-PYNQ
Face recognition, computer vision, deep learning, PYNQ, Movidius NCS
☆58Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for Design-and-Implementation-of-Face-Recognition-based-on-PYNQ
- 中文：☆93Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- ☆43Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆80Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- PYNQ学习资料☆159Updated 4 years ago
- A demo for accelerating sobel in xilinx's fpga pynq☆17Updated last year
- First lesson for you to use DNNDK, also it can be helpful for your AI learning☆65Updated last year
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆89Updated 11 months ago
- An LeNet RTL implement onto FPGA☆39Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- FPGA based acceleration of Convolutional Neural Networks. The project is developed by Verilog for Altera DE5 Net platform.☆173Updated 7 years ago
- Zynq-7000 DPU TRD☆43Updated 5 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- This work is based on PYNQ-Z2 development board provided by organizer, and adopts the cooperation scheme of hardware and software to buil…☆38Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆102Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- ☆242Updated 4 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆120Updated 5 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 4 years ago
- it is a set for all the respository of the project.☆95Updated 5 years ago