enjoy-digital / litex_verilog_axi_test
Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆15Updated last year
Related projects ⓘ
Alternatives and complementary repositories for litex_verilog_axi_test
- ☆11Updated 8 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- ☆21Updated 2 months ago
- double_fpu_verilog☆15Updated 10 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Implementation of the PCIe physical layer☆30Updated last week
- Open FPGA Modules☆23Updated last month
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 3 weeks ago
- AXI X-Bar☆19Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆14Updated 2 years ago
- ☆16Updated 5 years ago
- ☆28Updated 7 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- ☆47Updated 2 years ago
- Computational Storage Device based on the open source project OpenSSD.☆18Updated 4 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated last month
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 6 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆34Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- hdmi-ts Project☆13Updated 7 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆19Updated 3 weeks ago
- Generic AXI master stub☆19Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- YSYX RISC-V Project NJU Study Group☆11Updated 2 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago