Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆17Dec 19, 2022Updated 3 years ago
Alternatives and similar repositories for litex_verilog_axi_test
Users that are interested in litex_verilog_axi_test are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- NoC based MPSoC☆11Jul 17, 2014Updated 12 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This repo contains all the materials needed to perform the ADALM-Pluto SDR Hands-On event developed by the Spanish MATLAB Ambassadors☆14Jul 8, 2022Updated 4 years ago
- DMA core compatible with AHB3-Lite☆13Mar 30, 2019Updated 7 years ago
- ☆10May 26, 2023Updated 3 years ago
- ☆10Apr 2, 2019Updated 7 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆23Updated this week
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- 2d laser scan data to 3d point cloud☆11Feb 10, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆17Jul 10, 2025Updated last year
- polar codes encoding and successive cancellation decoding in matlab.☆19Oct 30, 2017Updated 9 years ago
- ☆43Apr 28, 2019Updated 7 years ago
- 64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.☆18Jul 4, 2023Updated 3 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆19Jan 25, 2022Updated 4 years ago
- PlutoSDR PYNQ Image☆17Aug 14, 2024Updated 2 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 10 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆42Mar 29, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆51May 10, 2024Updated 2 years ago
- An ATE Pattern Generator for PULP chips and JTAG Taps in general☆11Aug 27, 2025Updated last year
- ☆39Aug 12, 2015Updated 11 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆20May 27, 2023Updated 3 years ago
- A user-space port of the altera-stapl driver from the linux kernel☆14Jan 10, 2023Updated 3 years ago
- ☆13May 5, 2023Updated 3 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆54Sep 17, 2017Updated 9 years ago
- Python script to run noxim (https://github.com/davidepatti/noxim) in a simple and better way☆10Dec 18, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Standalone WeChat MCP server — send/receive WeChat messages via MCP tools☆17Oct 8, 2026Updated 3 weeks ago
- An OpenFlow implementation for the NetFPGA-10G card☆20Feb 18, 2015Updated 11 years ago
- ☆24Feb 3, 2026Updated 9 months ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆28Oct 8, 2018Updated 8 years ago
- Asynchronous FIFO for transferring data between two asynchronous clock domains☆17Jun 3, 2016Updated 10 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆41Dec 22, 2023Updated 2 years ago
- ☆15Jun 27, 2024Updated 2 years ago