Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆17Dec 19, 2022Updated 3 years ago
Alternatives and similar repositories for litex_verilog_axi_test
Users that are interested in litex_verilog_axi_test are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MCP server for GNU Radio☆41Mar 31, 2026Updated last month
- NoC based MPSoC☆11Jul 17, 2014Updated 11 years ago
- AHB Bus lite v3.0☆17Aug 7, 2019Updated 6 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- Verification IP for Watchdog☆13Apr 6, 2021Updated 5 years ago
- ☆10May 26, 2023Updated 3 years ago
- verification of simple axi-based cache☆19May 14, 2019Updated 7 years ago
- 2d laser scan data to 3d point cloud☆11Feb 10, 2022Updated 4 years ago
- ☆42Apr 28, 2019Updated 7 years ago
- PlutoSDR PYNQ Image☆15Aug 14, 2024Updated last year
- ☆22Feb 3, 2026Updated 3 months ago
- polar codes encoding and successive cancellation decoding in matlab.☆19Oct 30, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Jan 25, 2022Updated 4 years ago
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 5 years ago
- ☆39Jul 12, 2025Updated 10 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated 2 years ago
- ☆13May 5, 2023Updated 3 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- 64QAM Wireless communication on ADALM-PLUTO (a SDR active learning module), written in MATLAB, based on some APIs and existing functions.☆18Jul 4, 2023Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆39Mar 29, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Kasırga - Gök Sayısal İşlemci Kategorisi RISC-V İşlemci Tasarımı☆19May 27, 2023Updated 3 years ago
- ☆19Apr 28, 2026Updated last month
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆28Oct 8, 2018Updated 7 years ago
- An OpenFlow implementation for the NetFPGA-10G card☆19Feb 18, 2015Updated 11 years ago
- - Designed the LDPC decoder in the Matlab using the min-sum approach. - Designed quantized RTL in Verilog with the min-sum approach and …☆55Sep 17, 2017Updated 8 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- General Purpose AXI Direct Memory Access☆67May 12, 2024Updated 2 years ago
- ☆15Jun 27, 2024Updated last year
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆80Mar 21, 2024Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆20May 21, 2026Updated last week
- A verilog implementation for Network-on-Chip☆84Feb 3, 2018Updated 8 years ago
- This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe☆11May 16, 2026Updated last week
- Elements Software Development Kit☆13Jan 8, 2026Updated 4 months ago
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 7 months ago