enjoy-digital / litex_verilog_axi_test
Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆15Updated last year
Related projects ⓘ
Alternatives and complementary repositories for litex_verilog_axi_test
- ☆11Updated 8 months ago
- ☆20Updated last month
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- DUTH RISC-V Superscalar Microprocessor☆28Updated 2 weeks ago
- double_fpu_verilog☆15Updated 10 years ago
- ☆16Updated 5 years ago
- Implementation of the PCIe physical layer☆29Updated 4 years ago
- ☆13Updated 5 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆14Updated 4 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- Network on Chip for MPSoC☆25Updated last week
- Open FPGA Modules☆22Updated last month
- WISHBONE Interconnect☆10Updated 7 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆32Updated 2 weeks ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 3 years ago
- WISHBONE DMA/Bridge IP Core☆17Updated 10 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆30Updated 3 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- ☆18Updated last week
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆30Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆14Updated 2 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- SoC Based on ARM Cortex-M3☆25Updated 5 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆59Updated 3 years ago
- Generic AXI master stub☆19Updated 10 years ago
- APB Logic☆12Updated 8 months ago
- NoC based MPSoC☆10Updated 10 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆12Updated 2 years ago