enjoy-digital / litex_verilog_axi_testLinks
Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆16Updated 2 years ago
Alternatives and similar repositories for litex_verilog_axi_test
Users that are interested in litex_verilog_axi_test are comparing it to the libraries listed below
Sorting:
- ☆12Updated 3 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆38Updated 2 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- AXI X-Bar☆19Updated 5 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 3 weeks ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- ☆29Updated last month
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆34Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- ☆16Updated 6 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- double_fpu_verilog☆15Updated 10 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆17Updated 3 weeks ago
- verification of simple axi-based cache☆18Updated 6 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- ☆58Updated 4 years ago
- APB Logic☆18Updated 6 months ago