enjoy-digital / litex_verilog_axi_test
Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆16Updated 2 years ago
Alternatives and similar repositories for litex_verilog_axi_test:
Users that are interested in litex_verilog_axi_test are comparing it to the libraries listed below
- ☆23Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆11Updated 11 months ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- double_fpu_verilog☆14Updated 10 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆31Updated last year
- AXI X-Bar☆19Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆44Updated last month
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆16Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆58Updated last year
- YSYX RISC-V Project NJU Study Group☆13Updated last month
- ☆16Updated 5 years ago
- Platform Level Interrupt Controller☆36Updated 9 months ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Implementation of the PCIe physical layer☆33Updated last month
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆22Updated 2 weeks ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- WISHBONE Interconnect☆11Updated 7 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆22Updated 3 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆15Updated last week
- verification of simple axi-based cache☆18Updated 5 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated last month
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 weeks ago
- ☆41Updated 6 years ago