enjoy-digital / litex_verilog_axi_test
Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆16Updated 2 years ago
Alternatives and similar repositories for litex_verilog_axi_test:
Users that are interested in litex_verilog_axi_test are comparing it to the libraries listed below
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- ☆24Updated last month
- DUTH RISC-V Superscalar Microprocessor☆30Updated 5 months ago
- ☆12Updated last month
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated this week
- A simple, scalable, source-synchronous, all-digital DDR link☆23Updated last month
- ☆16Updated 5 years ago
- Basic floating-point components for RISC-V processors☆10Updated 7 years ago
- double_fpu_verilog☆14Updated 10 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Platform Level Interrupt Controller☆37Updated 10 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆16Updated 2 weeks ago
- AXI X-Bar☆19Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆48Updated 2 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆11Updated last month
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆42Updated 6 years ago
- ☆26Updated 4 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆38Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- Network on Chip for MPSoC☆26Updated last week
- DDR4 Simulation Project in System Verilog☆35Updated 10 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 8 months ago
- The sources of the online SpinalHDL doc☆26Updated last week
- DDR3 SDRAM controller☆18Updated 10 years ago
- This is the repository for a verilog implementation of a lzrw1 compression core☆18Updated 7 years ago
- Hardware Description Language Translator☆16Updated last month