enjoy-digital / litex_verilog_axi_testLinks
Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆17Updated 2 years ago
Alternatives and similar repositories for litex_verilog_axi_test
Users that are interested in litex_verilog_axi_test are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- ☆13Updated 7 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆36Updated 6 years ago
- ☆12Updated 9 years ago
- ☆16Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- The memory model was leveraged from micron.☆23Updated 7 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Basic floating-point components for RISC-V processors☆10Updated 8 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- NoC based MPSoC☆11Updated 11 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- ☆29Updated last month
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Direct Access Memory for MPSoC☆13Updated 4 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆15Updated 6 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19Updated 7 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Updated 5 years ago
- ☆29Updated 5 years ago
- Clock Domain Crossing Design(use MCP formulation without feedback)基于MCP不带反馈的跨时钟域设计☆11Updated 5 years ago