enjoy-digital / litex_verilog_axi_test
Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆16Updated 2 years ago
Alternatives and similar repositories for litex_verilog_axi_test:
Users that are interested in litex_verilog_axi_test are comparing it to the libraries listed below
- ☆25Updated 2 weeks ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- ☆16Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 weeks ago
- ☆12Updated 2 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- Open FPGA Modules☆23Updated 6 months ago
- double_fpu_verilog☆15Updated 10 years ago
- AXI X-Bar☆19Updated 5 years ago
- ☆27Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆24Updated 2 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆51Updated 3 months ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆52Updated 9 months ago
- Network on Chip for MPSoC☆26Updated last week
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆24Updated this week
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- Platform Level Interrupt Controller☆40Updated 11 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆19Updated 5 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆57Updated this week
- Implementation of the PCIe physical layer☆37Updated 3 months ago
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆54Updated 4 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated this week