enjoy-digital / litex_verilog_axi_test
Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆16Updated 2 years ago
Alternatives and similar repositories for litex_verilog_axi_test:
Users that are interested in litex_verilog_axi_test are comparing it to the libraries listed below
- ☆11Updated 10 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆33Updated 2 years ago
- ☆21Updated last week
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆16Updated 2 years ago
- double_fpu_verilog☆14Updated 10 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆21Updated last month
- AXI X-Bar☆19Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆31Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆29Updated 2 months ago
- Reconfigurable Binary Engine☆15Updated 3 years ago
- ☆16Updated 5 years ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆14Updated 10 months ago
- Generic AXI master stub☆19Updated 10 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆15Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Basic floating-point components for RISC-V processors☆9Updated 7 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆30Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated 3 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆47Updated 3 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆26Updated last year
- General Purpose Graphics Processing Unit (GPGPU) IP Core☆11Updated 10 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- NoC based MPSoC☆10Updated 10 years ago
- SoC Based on ARM Cortex-M3☆25Updated this week
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆42Updated 2 months ago
- Implementation of the PCIe physical layer☆32Updated this week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆14Updated this week