enjoy-digital / litex_verilog_axi_testLinks
Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆16Updated 2 years ago
Alternatives and similar repositories for litex_verilog_axi_test
Users that are interested in litex_verilog_axi_test are comparing it to the libraries listed below
Sorting:
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆19Updated 7 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Updated 5 years ago
- ☆34Updated 6 years ago
- ☆30Updated 2 weeks ago
- YSYX RISC-V Project NJU Study Group☆16Updated 8 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- Basic floating-point components for RISC-V processors☆10Updated 8 years ago
- Xilinx AXI VIP example of use☆42Updated 4 years ago
- ☆12Updated 9 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆29Updated 5 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Updated 6 years ago
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- A simple, scalable, source-synchronous, all-digital DDR link☆29Updated 2 months ago
- NoC based MPSoC☆11Updated 11 years ago
- ☆15Updated 3 months ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- General Purpose AXI Direct Memory Access☆58Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆24Updated last year
- Implementation of the PCIe physical layer☆49Updated last month