enjoy-digital / litex_verilog_axi_test
Integration test of Verilog AXI modules (https://github.com/alexforencich/verilog-axi) with LiteX.
☆16Updated 2 years ago
Alternatives and similar repositories for litex_verilog_axi_test
Users that are interested in litex_verilog_axi_test are comparing it to the libraries listed below
Sorting:
- ☆12Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 6 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated this week
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆18Updated 3 years ago
- ☆27Updated last month
- Reconfigurable Binary Engine☆16Updated 4 years ago
- double_fpu_verilog☆15Updated 10 years ago
- ☆16Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆19Updated 5 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Andes Vector Extension support added to riscv-dv☆16Updated 4 years ago
- DSP WishBone Compatible Cores☆13Updated 10 years ago
- AXI X-Bar☆19Updated 5 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆57Updated 3 months ago
- Computational Storage Device based on the open source project OpenSSD.☆23Updated 4 years ago
- Implementation of the PCIe physical layer☆39Updated 4 months ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 8 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 3 months ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆27Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- NoC based MPSoC☆10Updated 10 years ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆20Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- USB -> AXI Debug Bridge☆38Updated 3 years ago