hisrg / Neural-Network-Compression-and-Accelerator-on-HardwareView external linksLinks
My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, Cheng Du, China. For more informantion about me and my research, you can go to [my homepage](https://github.com/hisrg). One of my research interests is architecture design for deep learning and neuromorphic com…
☆52Feb 7, 2023Updated 3 years ago
Alternatives and similar repositories for Neural-Network-Compression-and-Accelerator-on-Hardware
Users that are interested in Neural-Network-Compression-and-Accelerator-on-Hardware are comparing it to the libraries listed below
Sorting:
- 中文：☆108Nov 29, 2019Updated 6 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Apr 12, 2020Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 3 months ago
- Materials for the course on neuromorphic computing at RAAI Summer School 2021☆14Jul 5, 2022Updated 3 years ago
- ☆20Nov 23, 2022Updated 3 years ago
- The repository targets the OpenCL gemm function performance optimization. It compares several libraries clBLAS, clBLAST, MIOpenGemm, Inte…☆17Mar 28, 2019Updated 6 years ago
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated 5 months ago
- MINT, Multiplier-less INTeger Quantization for Energy Efficient Spiking Neural Networks, ASP-DAC 2024, Nominated for Best Paper Award☆16Apr 12, 2024Updated last year
- Hardware and software implementation of Sparsely-active SNNs☆21Jan 9, 2025Updated last year
- CV32E40X Design-Verification environment☆16Mar 25, 2024Updated last year
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆14Nov 23, 2024Updated last year
- ☆17Feb 3, 2023Updated 3 years ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆37Aug 9, 2025Updated 6 months ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆24Apr 7, 2025Updated 10 months ago
- ☆19Mar 21, 2023Updated 2 years ago
- To appear in the 11th International Conference on Learning Representations (ICLR 2023).☆18Feb 24, 2023Updated 2 years ago
- ☆20Sep 28, 2024Updated last year
- ☆21May 13, 2022Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆65Aug 9, 2022Updated 3 years ago
- Offical Implementation of "CLIF: Complementary Leaky Integrate-and-Fire Neuron for Spiking Neural Networks" (ICML 2024 spotlight)☆27Sep 17, 2025Updated 4 months ago
- 性能分析工具在线书☆23Sep 23, 2019Updated 6 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Updated this week
- STSC-SNN: Spatio-Temporal Synaptic Connection with temporal convolution and attention for spiking neural networks☆23Dec 24, 2022Updated 3 years ago
- CMake based hardware build system☆35Jan 30, 2026Updated 2 weeks ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Oct 14, 2025Updated 4 months ago
- [Neural Networks] SpikeBERT: A Language Spikformer Learned from BERT with Knowledge Distillation☆26Apr 11, 2025Updated 10 months ago
- ☆28Feb 26, 2023Updated 2 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Jul 12, 2018Updated 7 years ago
- SATA_Sim is an energy estimation framework for Backpropagation-Through-Time (BPTT) based Spiking Neural Networks (SNNs) training and infe…☆28Sep 23, 2024Updated last year
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆219Apr 20, 2019Updated 6 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆194Jan 10, 2024Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 7 months ago
- ☆12Aug 12, 2022Updated 3 years ago
- ☆29Jun 10, 2019Updated 6 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Sep 25, 2019Updated 6 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆28Feb 18, 2022Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Dec 16, 2021Updated 4 years ago