hisrg / Neural-Network-Compression-and-Accelerator-on-Hardware
My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, Cheng Du, China. For more informantion about me and my research, you can go to [my homepage](https://github.com/hisrg). One of my research interests is architecture design for deep learning and neuromorphic com…
☆48Updated 2 years ago
Alternatives and similar repositories for Neural-Network-Compression-and-Accelerator-on-Hardware:
Users that are interested in Neural-Network-Compression-and-Accelerator-on-Hardware are comparing it to the libraries listed below
- ☆70Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- ☆21Updated 2 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆91Updated 3 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆38Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- ☆35Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆33Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- An FPGA Accelerator for Transformer Inference☆78Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆23Updated 3 years ago
- Approximate layers - TensorFlow extension☆27Updated 11 months ago
- ☆17Updated 2 years ago
- ☆18Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- ☆20Updated 3 years ago
- ☆26Updated this week
- ☆33Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- ☆23Updated 3 years ago
- Eyeriss chip simulator☆36Updated 5 years ago