My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, Cheng Du, China. For more informantion about me and my research, you can go to [my homepage](https://github.com/hisrg). One of my research interests is architecture design for deep learning and neuromorphic com…
☆52Feb 7, 2023Updated 3 years ago
Alternatives and similar repositories for Neural-Network-Compression-and-Accelerator-on-Hardware
Users that are interested in Neural-Network-Compression-and-Accelerator-on-Hardware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 中文：☆110Nov 29, 2019Updated 6 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆18Apr 12, 2020Updated 6 years ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Apr 20, 2023Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Oct 2, 2019Updated 6 years ago
- Materials for the course on neuromorphic computing at RAAI Summer School 2021☆14Jul 5, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- ☆21Nov 23, 2022Updated 3 years ago
- TiledLower is a Dataflow Analysis and Codegen Framework written in Rust.☆13Nov 23, 2024Updated last year
- The repository targets the OpenCL gemm function performance optimization. It compares several libraries clBLAS, clBLAST, MIOpenGemm, Inte…☆17Mar 28, 2019Updated 7 years ago
- Compress, Deploy and Inference YOLOv7 on low-cost MCUs☆14Oct 30, 2025Updated 10 months ago
- The official implementation of HPCA 2025 paper, Prosperity: Accelerating Spiking Neural Networks via Product Sparsity☆43Aug 9, 2025Updated last year
- STSC-SNN: Spatio-Temporal Synaptic Connection with temporal convolution and attention for spiking neural networks☆24Dec 24, 2022Updated 3 years ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆32Apr 7, 2025Updated last year
- This repository is Onnx tutorial summary for python implements , which comes from other web resource.☆29Oct 23, 2022Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Aug 2, 2019Updated 7 years ago
- A survey on Hardware Accelerated LLMs☆69Jan 13, 2025Updated last year
- A small Neural Network Processor for Edge devices.☆20Nov 22, 2022Updated 3 years ago
- NeurIPSCD2019, MicroNet Challenge hosted by Google, Deepmind Researcher, "Efficient Model for Image Classification With Regularization Tr…☆25Feb 22, 2021Updated 5 years ago
- ☆29Jun 10, 2019Updated 7 years ago
- This repository will host models, modules, algorithms and applications developed by the INRC Community to run on the Intel Loihi Platform…☆83Oct 9, 2023Updated 2 years ago
- ☆20Sep 28, 2024Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆38Sep 25, 2019Updated 6 years ago
- [Neural Networks] SpikeBERT: A Language Spikformer Learned from BERT with Knowledge Distillation☆31Apr 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Training Quantized Neural Networks with a Full-precision Auxiliary Module☆13Jun 19, 2020Updated 6 years ago
- HNoCS: Modular Open-Source Simulator for Heterogeneous NoCs.☆13Dec 12, 2022Updated 3 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆20Mar 21, 2023Updated 3 years ago
- Aiming at an AI Chip based on RISC-V and NVDLA.☆21Mar 8, 2018Updated 8 years ago
- LSQ+ or LSQplus☆83Aug 15, 2026Updated 3 weeks ago
- Paper Collection of Deep Learning Hardware Accelerator☆17Jun 2, 2019Updated 7 years ago
- This is a matlab implementation of J.Park's work "High Quality Depth Map Upsampling for 3D-TOF Cameras" . We test our implementation wit…☆11May 5, 2019Updated 7 years ago
- Offical Implementation of "CLIF: Complementary Leaky Integrate-and-Fire Neuron for Spiking Neural Networks" (ICML 2024 spotlight)☆27Sep 17, 2025Updated 11 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Nonuniform-to-Uniform Quantization: Towards Accurate Quantization via Generalized Straight-Through Estimation. In CVPR 2022.☆139Apr 28, 2022Updated 4 years ago
- PYNQ, Neural network Language model, Overlay☆112Apr 26, 2019Updated 7 years ago
- ☆21May 13, 2022Updated 4 years ago
- Pytorch implementation of our paper accepted by CVPR 2022 -- IntraQ: Learning Synthetic Images with Intra-Class Heterogeneity for Zero-Sh…☆37Mar 2, 2022Updated 4 years ago
- verilog CNN generator for FPGA☆34Jan 4, 2021Updated 5 years ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- ☆14Oct 26, 2023Updated 2 years ago