hisrg / Neural-Network-Compression-and-Accelerator-on-Hardware
My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, Cheng Du, China. For more informantion about me and my research, you can go to [my homepage](https://github.com/hisrg). One of my research interests is architecture design for deep learning and neuromorphic com…
☆41Updated last year
Related projects ⓘ
Alternatives and complementary repositories for Neural-Network-Compression-and-Accelerator-on-Hardware
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- ☆69Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- ☆35Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆35Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago
- ☆20Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- Fast Emulation of Approximate DNN Accelerators in PyTorch☆17Updated 8 months ago
- Approximate layers - TensorFlow extension☆26Updated 6 months ago
- Simulator for BitFusion☆90Updated 4 years ago
- HLS implemented systolic array structure☆40Updated 6 years ago
- ☆32Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- Open-source of MSD framework☆14Updated last year
- An FPGA Accelerator for Transformer Inference☆72Updated 2 years ago
- ☆31Updated 5 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆33Updated 11 months ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆36Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- ☆23Updated 3 years ago