hisrg / Neural-Network-Compression-and-Accelerator-on-HardwareLinks
My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, Cheng Du, China. For more informantion about me and my research, you can go to [my homepage](https://github.com/hisrg). One of my research interests is architecture design for deep learning and neuromorphic com…
☆52Updated 2 years ago
Alternatives and similar repositories for Neural-Network-Compression-and-Accelerator-on-Hardware
Users that are interested in Neural-Network-Compression-and-Accelerator-on-Hardware are comparing it to the libraries listed below
Sorting:
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- DAC System Design Contest 2020☆29Updated 5 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆53Updated 3 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- ☆71Updated 5 years ago
- An FPGA Accelerator for Transformer Inference☆83Updated 3 years ago
- HLS implemented systolic array structure