hisrg / Neural-Network-Compression-and-Accelerator-on-Hardware
My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, Cheng Du, China. For more informantion about me and my research, you can go to [my homepage](https://github.com/hisrg). One of my research interests is architecture design for deep learning and neuromorphic com…
☆42Updated last year
Alternatives and similar repositories for Neural-Network-Compression-and-Accelerator-on-Hardware:
Users that are interested in Neural-Network-Compression-and-Accelerator-on-Hardware are comparing it to the libraries listed below
- Designs for finalist teams of the DAC System Design Contest☆36Updated 4 years ago
- DAC System Design Contest 2020☆29Updated 4 years ago
- ☆35Updated 5 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆69Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC☆28Updated 2 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆31Updated 5 years ago
- ☆21Updated 2 years ago
- pytorch fixed point training tool/framework☆34Updated 4 years ago
- ☆23Updated 3 years ago
- Approximate layers - TensorFlow extension☆26Updated 9 months ago
- ☆33Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆49Updated 3 years ago
- 2020 xilinx summer school☆17Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- Simulator for BitFusion☆95Updated 4 years ago
- Neural Network-Hardware Co-design for Scalable RRAM-based BNN Accelerators☆11Updated 5 years ago
- ☆19Updated 2 years ago
- ☆32Updated 5 years ago
- Open-source of MSD framework☆16Updated last year
- ☆25Updated last month
- ☆17Updated 2 years ago
- Residual Binarized Neural Network☆44Updated 6 years ago
- ☆15Updated 3 years ago