mohdumar644 / TinyYOLO-BNN
Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.
☆30Updated 6 years ago
Alternatives and similar repositories for TinyYOLO-BNN:
Users that are interested in TinyYOLO-BNN are comparing it to the libraries listed below
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- ☆64Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- ☆108Updated 4 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 4 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆33Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆103Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆179Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆157Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆63Updated 3 months ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆93Updated 3 years ago
- ☆33Updated 6 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆45Updated 6 years ago
- Vitis HLS Library for FINN☆192Updated last week
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- Hardware accelerator for convolutional neural networks☆43Updated 2 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- ☆70Updated 5 years ago
- Verilog implementation of Softmax function☆65Updated 2 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago