mohdumar644 / TinyYOLO-BNNLinks
Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.
☆30Updated 6 years ago
Alternatives and similar repositories for TinyYOLO-BNN
Users that are interested in TinyYOLO-BNN are comparing it to the libraries listed below
Sorting:
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 6 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆190Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- A DNN Accelerator implemented with RTL.☆66Updated 6 months ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆156Updated 6 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- Vitis HLS Library for FINN☆204Updated this week
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆164Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆104Updated 6 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆94Updated 3 years ago
- ☆113Updated 5 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- ☆47Updated 7 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 4 years ago
- ☆65Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆96Updated last year
- ☆33Updated 6 years ago
- Verilog implementation of Softmax function☆67Updated 3 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- 中文:☆101Updated 5 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆72Updated 7 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago