mohdumar644 / TinyYOLO-BNN
Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.
☆31Updated 5 years ago
Alternatives and similar repositories for TinyYOLO-BNN:
Users that are interested in TinyYOLO-BNN are comparing it to the libraries listed below
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆48Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆139Updated 5 years ago
- ☆100Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆173Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- ☆60Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆84Updated 4 years ago
- FracBNN: Accurate and FPGA-Efficient Binary Neural Networks with Fractional Activations☆89Updated 3 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆56Updated 3 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆111Updated 4 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 5 months ago
- A DNN Accelerator implemented with RTL.☆63Updated last month
- Verilog implementation of Softmax function☆56Updated 2 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- FPGA/AES/LeNet/VGG16☆94Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- ☆71Updated 2 years ago
- ☆43Updated 6 years ago
- ☆32Updated 5 years ago
- ☆69Updated 4 years ago