mohdumar644 / TinyYOLO-BNN
Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.
☆31Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for TinyYOLO-BNN
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- The second place winner for DAC-SDC 2020☆95Updated 2 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆166Updated 6 years ago
- ☆93Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆129Updated 4 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 2 years ago
- Convolutional Neural Network Using High Level Synthesis☆83Updated 4 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- ☆60Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆48Updated 3 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- A DNN Accelerator implemented with RTL.☆61Updated last year
- ☆43Updated 6 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆12Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆63Updated last year
- Convolution Neural Network of vgg19 model in verilog☆43Updated 6 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 6 years ago
- Vitis HLS Library for FINN☆181Updated last week
- Verilog implementation of Softmax function☆48Updated 2 years ago
- IC implementation of Systolic Array for TPU☆152Updated last month
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago