mohdumar644 / TinyYOLO-BNNLinks
Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.
☆31Updated 6 years ago
Alternatives and similar repositories for TinyYOLO-BNN
Users that are interested in TinyYOLO-BNN are comparing it to the libraries listed below
Sorting:
- Light-weighted neural network inference for object detection on small-scale FPGA board☆93Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆115Updated 4 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆53Updated 7 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 6 years ago
- Convolutional Neural Network Using High Level Synthesis☆88Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 8 years ago
- ☆48Updated 7 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- A FPGA Based CNN accelerator, following Google's TPU V1.☆161Updated 6 years ago
- Deep Learning Accelerator (Convolution Neural Networks)☆194Updated 7 years ago
- Convolution Neural Network of vgg19 model in verilog☆49Updated 7 years ago
- HLS implemented systolic array structure☆41Updated 7 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 6 years ago
- FPGA/AES/LeNet/VGG16☆108Updated 7 years ago
- hls code zynq 7020 pynq z2 CNN☆86Updated 6 years ago
- Vitis HLS Library for FINN☆208Updated 3 weeks ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆189Updated last year
- A DNN Accelerator implemented with RTL.☆67Updated 9 months ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- ☆69Updated 6 years ago
- ☆120Updated 5 years ago
- Designs for finalist teams of the DAC System Design Contest☆37Updated 5 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆27Updated 3 years ago
- ☆33Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆74Updated 7 years ago
- Deploy CNN accelerator in embedded OS using SDSOC and Xilinx Ultrascale+ ZCU102 platform.☆25Updated 7 years ago
- 中文:☆104Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated last year