clancylea / pynq-sobel
A demo for accelerating sobel in xilinx's fpga pynq
☆17Updated last year
Related projects ⓘ
Alternatives and complementary repositories for pynq-sobel
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- 中文:☆91Updated 4 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 5 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆34Updated 4 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆36Updated 5 years ago
- ☆43Updated 6 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆47Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆35Updated 3 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆67Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆21Updated 3 years ago
- The second place winner for DAC-SDC 2020☆96Updated 2 years ago
- ☆84Updated 4 years ago
- Codes to implement MobileNet V2 in a FPGA☆23Updated 3 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆106Updated 7 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆80Updated 6 years ago
- FPGA accelerated TinyYOLO v2 object detection neural network☆66Updated 6 years ago
- 2019 SEU-Xilinx Summer School☆46Updated 5 years ago
- FPGA/AES/LeNet/VGG16☆88Updated 6 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆86Updated 10 months ago
- HLS code for a BNN accelerator☆15Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆110Updated 3 years ago
- Lenet for MNIST handwritten digit recognition using Vivado hls tool☆35Updated 4 years ago
- An LeNet RTL implement onto FPGA☆38Updated 6 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆29Updated 5 years ago