clancylea / pynq-sobel
A demo for accelerating sobel in xilinx's fpga pynq
☆18Updated 2 years ago
Alternatives and similar repositories for pynq-sobel:
Users that are interested in pynq-sobel are comparing it to the libraries listed below
- hls code zynq 7020 pynq z2 CNN☆79Updated 5 years ago
- Vitis AI Lab: MNIST classifier☆17Updated 2 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- The CNN based on the Xilinx Vivado HLS☆37Updated 3 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆49Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- a project build the SSD net in pynq-z2☆15Updated 4 years ago
- ☆43Updated 6 years ago
- Codes to implement MobileNet V2 in a FPGA☆24Updated 4 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆22Updated 3 years ago
- 中文：☆95Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆48Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆45Updated 4 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆19Updated 5 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆90Updated last year
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆30Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 2 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆38Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆108Updated 7 years ago
- A simple demo to implement the Handwritten Mathematical Calculator on PYNQ-Z2 FPGA platform by using HLS.☆37Updated 4 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- Implementation of YOLOv3-tiny + Depthwise Separable Convolution on FPGA☆28Updated 3 years ago
- A DNN Accelerator implemented with RTL.☆63Updated last month
- FPGA/AES/LeNet/VGG16☆95Updated 6 years ago