clancylea / pynq-sobelLinks
A demo for accelerating sobel in xilinx's fpga pynq
☆18Updated 2 years ago
Alternatives and similar repositories for pynq-sobel
Users that are interested in pynq-sobel are comparing it to the libraries listed below
Sorting:
- hls code zynq 7020 pynq z2 CNN☆84Updated 6 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆70Updated 6 years ago
- ☆46Updated 7 years ago
- Some attempts to build CNN on PYNQ.☆24Updated 5 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆52Updated 7 years ago
- The CNN based on the Xilinx Vivado HLS☆36Updated 3 years ago
- Codes to implement MobileNet V2 in a FPGA☆25Updated 4 years ago
- 中文:☆101Updated 5 years ago
- using xilinx xc6slx45 to implement mnist net☆83Updated 6 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆47Updated 5 years ago
- 2019 SEU-Xilinx Summer School☆49Updated 5 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆45Updated 4 years ago
- FPGA and GPU acceleration of LeNet5☆34Updated 5 years ago
- The second place winner for DAC-SDC 2020☆97Updated 3 years ago
- A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA☆24Updated 3 years ago
- This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…☆37Updated 5 years ago
- ☆33Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆113Updated 4 years ago
- FPGA/AES/LeNet/VGG16☆102Updated 6 years ago
- A DNN Accelerator implemented with RTL.☆64Updated 5 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- Convolution Neural Network of vgg19 model in verilog☆47Updated 7 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- A VGG accelerator by System Verilog on DE1-SoC FPGA. Row Stationary (RS) dataflow is adopted, and computations are based on fixed point 1…☆34Updated 5 years ago
- FPGA accelerator and port of the emotion recognition CNN running in C on Xilinx ZYNQ☆21Updated 6 years ago
- ☆89Updated 5 years ago
- An LeNet RTL implement onto FPGA☆48Updated 7 years ago
- ☆26Updated 2 years ago
- Vitis AI Lab: MNIST classifier☆18Updated 2 years ago