Xilinx / LSTM-PYNQ
☆87Updated 5 years ago
Alternatives and similar repositories for LSTM-PYNQ:
Users that are interested in LSTM-PYNQ are comparing it to the libraries listed below
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- ☆28Updated 7 years ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 6 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆22Updated 5 years ago
- PYNQ-Torch: a framework to develop PyTorch accelerators on the PYNQ platform☆71Updated 4 years ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆58Updated 3 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- Training and Implementation of a CNN for image classification with binary weights and activations on FPGA with HLS tools☆50Updated 6 years ago
- FPGA and GPU acceleration of LeNet5☆35Updated 5 years ago
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- A trained Convolutional Neural Network implemented on ZedBoard Zynq-7000 FPGA.☆95Updated last year
- Residual Binarized Neural Network☆43Updated 7 years ago
- This TRD is implement DPU v1.4.0 on PYNQ-Z2 board☆44Updated 4 years ago
- hls code zynq 7020 pynq z2 CNN☆85Updated 6 years ago
- Example of Tiny YOLO deployed using Xilinx BNN-PYNQ.☆30Updated 6 years ago
- FPGA-based neural network inference project for 2020 DAC System Design Contest☆112Updated 4 years ago
- Convolution Neural Network of vgg19 model in verilog☆46Updated 7 years ago
- PYNQ Composabe Overlays☆71Updated 10 months ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆102Updated 2 years ago
- An LSTM template and a few examples using Vivado HLS☆44Updated last year
- Vitis HLS Library for FINN☆192Updated last week
- ☆106Updated 5 years ago
- An HLS based winograd systolic CNN accelerator☆50Updated 3 years ago
- 中文:☆97Updated 5 years ago
- 基于HLS的高效深度卷积神经网络FPGA实现方法☆69Updated 5 years ago
- At present, just an example to show how to map the detection algorithm YOLOv2 from model to FPGA☆31Updated 6 years ago
- An OpenCL-Based FPGA Accelerator for Compressed YOLOv2☆37Updated 3 years ago
- DPU on PYNQ☆219Updated last year