A machine learning accelerator core designed for energy-efficient AI at the edge.
☆2,602Oct 16, 2026Updated this week
Alternatives and similar repositories for coralnpu
Users that are interested in coralnpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Berkeley's Spatial Array Generator☆1,516Updated this week
- ☆2,323Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆958Updated this week
- FSA: Fusing FlashAttention within a Single Systolic Array☆205Apr 15, 2026Updated 6 months ago
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,397Apr 3, 2026Updated 6 months ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,424Updated this week
- CoralNPU behavior simulator based on MPACT-Sim☆28Oct 8, 2026Updated last week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆218Jan 8, 2026Updated 9 months ago
- ☆30Feb 28, 2026Updated 7 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆125Nov 26, 2025Updated 10 months ago
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- opensource NPU for LLM inference (this run gpt2)☆277Feb 16, 2026Updated 8 months ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆69Updated this week
- Open-source high-performance RISC-V processor☆7,317Updated this week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆142Updated this week
- Repository to host and maintain SCALE-Sim code☆536Jun 28, 2026Updated 3 months ago
- OpenXuantie - OpenC910 Core☆1,480Jun 28, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,261Oct 8, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,810Updated this week
- Rocket Chip Generator☆3,887Sep 13, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆552Updated this week
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆13,102Aug 18, 2024Updated 2 years ago
- Open, Modular, Deep Learning Accelerator☆368Apr 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆674Aug 13, 2024Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆290Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Oct 9, 2026Updated last week
- ASIC implementation flow infrastructure, successor to OpenLane☆587Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,724Sep 24, 2026Updated 3 weeks ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆62Jan 20, 2026Updated 8 months ago
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,395Nov 22, 2024Updated last year
- A Fast, Low-Overhead On-chip Network☆362Oct 10, 2026Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆176Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,116Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆126Updated this week
- Open-source RTL logic simulator with CUDA acceleration☆305Sep 30, 2025Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆379Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,189Mar 2, 2022Updated 4 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆296Updated this week
- Allo Accelerator Design and Programming Framework (PLDI'24)☆413Updated this week