Alternatives and similar repositories for coralnpu

Users that are interested in coralnpu are comparing it to the libraries listed below

• tiny-tpu-v2 / tiny-tpu
  A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1
  ☆1,042Updated 3 months ago
• UCSBarchlab / OpenTPU
  A open source reimplementation of Google's Tensor Processing Unit (TPU).
  ☆712Updated 8 years ago
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,124Updated last week
• Xilinx / mlir-aie
  An MLIR-based toolchain for AMD AI Engine-enabled devices.
  ☆534Updated this week
• chipsalliance / t1
  ☆303Updated this week
• tenstorrent / tt-metal
  TT-NN operator library, and TT-Metalium low level kernel programming model.
  ☆1,271Updated this week
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆472Updated last week
• DeepWok / mase
  Machine-Learning Accelerator System Exploration Tools
  ☆183Updated last month
• hughperkins / VeriGPU
  OpenSource GPU, in Verilog, loosely based on RISC-V ISA
  ☆1,134Updated last year
• intel / fpga-npu
  ☆226Updated last year
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆155Updated 9 months ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆394Updated last month
• cornell-zhang / allo
  Allo Accelerator Design and Programming Framework
  ☆306Updated this week
• aliemo / transfomers-silicon-research
  Research and Materials on Hardware implementation of Transformer Model
  ☆292Updated 9 months ago
• vortexgpgpu / vortex
  ☆1,794Updated 2 weeks ago
• vortexgpgpu / vortex_tutorials
  ☆201Updated last month
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆450Updated this week
• CMU-SAFARI / ramulator2
  Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …
  ☆455Updated last month
• scalesim-project / SCALE-Sim
  Repository to host and maintain SCALE-Sim code
  ☆381Updated last month
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆544Updated last month
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆748Updated last month
• tenstorrent / riscv-ocelot
  Ocelot: The Berkeley Out-of-Order Machine With V-EXT support
  ☆199Updated last week
• cameronshinn / tiny-tpu
  Small-scale Tensor Processing Unit built on an FPGA
  ☆209Updated 6 years ago
• tenstorrent / riscv_arch_tests
  Self checking RISC-V directed tests
  ☆115Updated 6 months ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆845Updated last week
• OSCC-Project / iEDA
  An open-source EDA infrastructure and tools from netlist to GDS
  ☆457Updated last week
• firesim / firesim
  FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
  ☆980Updated 5 months ago
• google / CFU-Playground
  Want a faster ML processor? Do it yourself! -- A framework for playing with custom opcodes to accelerate TensorFlow Lite for Microcontrol…
  ☆537Updated 8 months ago
• eevaain / tiny-tpu-old
  A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1.
  ☆189Updated last year
• MPSLab-ASU / ML-Accelerators
  Topics in Machine Learning Accelerator Design
  ☆90Updated 2 years ago