A machine learning accelerator core designed for energy-efficient AI at the edge.
☆2,512Aug 17, 2026Updated this week
Alternatives and similar repositories for coralnpu
Users that are interested in coralnpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Berkeley's Spatial Array Generator☆1,432Jun 30, 2026Updated last month
- ☆2,213Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆939Updated this week
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,364Apr 3, 2026Updated 4 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,358Updated this week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- FSA: Fusing FlashAttention within a Single Systolic Array☆192Apr 15, 2026Updated 4 months ago
- CoralNPU behavior simulator based on MPACT-Sim☆25Jun 10, 2026Updated 2 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆210Jan 8, 2026Updated 7 months ago
- ☆28Feb 28, 2026Updated 5 months ago
- Chisel RISC-V Vector 1.0 Implementation☆154Jul 14, 2026Updated last month
- A Heterogeneous GPU Platform for AI and Neural Graphics☆67Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆112Nov 26, 2025Updated 8 months ago
- Open-source high-performance RISC-V processor☆7,199Updated this week
- opensource NPU for LLM inference (this run gpt2)☆233Feb 16, 2026Updated 6 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆135Aug 5, 2026Updated last week
- Repository to host and maintain SCALE-Sim code☆507Jun 28, 2026Updated last month
- OpenXuantie - OpenC910 Core☆1,464Jun 28, 2024Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,220Aug 11, 2026Updated last week
- Chisel: A Modern Hardware Design Language☆4,760Updated this week
- Rocket Chip Generator☆3,848Jun 2, 2026Updated 2 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆537Updated this week
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,852Aug 18, 2024Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆665Aug 13, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Open, Modular, Deep Learning Accelerator☆360Apr 10, 2024Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆264Aug 11, 2026Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆262Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆57Jan 20, 2026Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆330Updated this week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆166Updated this week
- ASIC implementation flow infrastructure, successor to OpenLane☆514Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,659Aug 5, 2026Updated last week
- GEMM and GEMM-Ops accelerator for PULP systems☆115Aug 5, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆361Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,015Aug 11, 2026Updated last week
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,363Nov 22, 2024Updated last year
- A fork of Xiangshan for AI☆56Updated this week
- Allo Accelerator Design and Programming Framework (PLDI'24)☆404Aug 8, 2026Updated last week
- Open-source RTL logic simulator with CUDA acceleration☆292Sep 30, 2025Updated 10 months ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd. (ICS55 for short).☆261Updated this week