A machine learning accelerator core designed for energy-efficient AI at the edge.
☆2,214Apr 10, 2026Updated this week
Alternatives and similar repositories for coralnpu
Users that are interested in coralnpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Berkeley's Spatial Array Generator☆1,270Mar 29, 2026Updated 2 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆880Apr 4, 2026Updated last week
- ☆1,961Updated this week
- CVA6 softcore contest☆23Apr 8, 2026Updated last week
- ☆19Jan 2, 2026Updated 3 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Open-source RTL logic simulator with CUDA acceleration☆264Sep 30, 2025Updated 6 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated last week
- ☆15Dec 9, 2025Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆505Updated this week
- A matrix extension proposal for AI applications under RISC-V architecture☆178Apr 1, 2026Updated 2 weeks ago
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆147Jan 27, 2026Updated 2 months ago
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆45Sep 1, 2025Updated 7 months ago
- Chisel RISC-V Vector 1.0 Implementation☆143Mar 25, 2026Updated 3 weeks ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,162Feb 21, 2026Updated last month
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆46Apr 9, 2025Updated last year
- ☆369Sep 12, 2025Updated 7 months ago
- RISC-V Zve32x Vector Coprocessor☆213Jan 22, 2026Updated 2 months ago
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆31Jan 29, 2026Updated 2 months ago
- A Linux-capable RISC-V multicore for and by the world☆790Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆632Aug 13, 2024Updated last year
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,302Nov 22, 2024Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Self checking RISC-V directed tests☆118Jun 3, 2025Updated 10 months ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Updated this week
- GPGPU microprocessor architecture☆2,186Nov 8, 2024Updated last year
- Repository to host and maintain SCALE-Sim code☆446Feb 2, 2026Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- ☆83Apr 7, 2026Updated last week
- ☆43Mar 31, 2025Updated last year
- Open-source high-performance RISC-V processor☆6,970Updated this week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆243Jan 14, 2026Updated 3 months ago
- The Ultra-Low Power RISC-V Core☆1,796Aug 6, 2025Updated 8 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from ht…☆524Apr 8, 2024Updated 2 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,546Updated this week
- OpenXuantie - OpenC910 Core☆1,426Jun 28, 2024Updated last year
- Rocket Chip Generator☆3,734Feb 25, 2026Updated last month
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Updated this week
- Allo Accelerator Design and Programming Framework (PLDI'24)☆369Mar 13, 2026Updated last month
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,136Aug 18, 2024Updated last year