google-coral / coralnpuView external linksLinks
A machine learning accelerator core designed for energy-efficient AI at the edge.
☆2,064Feb 10, 2026Updated last week
Alternatives and similar repositories for coralnpu
Users that are interested in coralnpu are comparing it to the libraries listed below
Sorting:
- Berkeley's Spatial Array Generator☆1,220Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- ☆1,897Updated this week
- ☆19Jan 2, 2026Updated last month
- CVA6 softcore contest☆21Feb 3, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- Open-source RTL logic simulator with CUDA acceleration☆256Sep 30, 2025Updated 4 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Jan 25, 2024Updated 2 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆162Feb 11, 2025Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- ☆42Mar 31, 2025Updated 10 months ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆344Feb 8, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆761Feb 9, 2026Updated last week
- ☆367Sep 12, 2025Updated 5 months ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,249Nov 22, 2024Updated last year
- ☆212Feb 6, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,733Aug 6, 2025Updated 6 months ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 2 months ago
- ☆15Dec 9, 2025Updated 2 months ago
- RISC-V Zve32x Vector Coprocessor☆206Jan 22, 2026Updated 3 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Feb 10, 2026Updated last week
- GPGPU microprocessor architecture☆2,177Nov 8, 2024Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆133Oct 4, 2025Updated 4 months ago
- Self checking RISC-V directed tests☆119Jun 3, 2025Updated 8 months ago
- Repository to host and maintain SCALE-Sim code☆412Feb 2, 2026Updated 2 weeks ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆45Apr 9, 2025Updated 10 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆229Jan 14, 2026Updated last month
- 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters☆30Jan 29, 2026Updated 2 weeks ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆207Jun 25, 2020Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,492Feb 10, 2026Updated last week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆11,472Aug 18, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,873Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆143Jan 27, 2026Updated 3 weeks ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆136Updated this week
- ☆16Jul 1, 2024Updated last year
- Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.☆45Sep 1, 2025Updated 5 months ago