A machine learning accelerator core designed for energy-efficient AI at the edge.
☆2,673Nov 6, 2026Updated this week
Alternatives and similar repositories for coralnpu
Users that are interested in coralnpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Berkeley's Spatial Array Generator☆1,549Updated this week
- ☆2,386Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆971Oct 26, 2026Updated last week
- CoralNPU behavior simulator based on MPACT-Sim☆29Oct 8, 2026Updated 3 weeks ago
- A minimal tensor processing unit (TPU), inspired by Google's TPU V2 and V1☆1,414Apr 3, 2026Updated 7 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,448Updated this week
- FSA: Fusing FlashAttention within a Single Systolic Array☆209Apr 15, 2026Updated 6 months ago
- ☆30Feb 28, 2026Updated 8 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆219Oct 23, 2026Updated 2 weeks ago
- opensource NPU for LLM inference (this run gpt2)☆295Feb 16, 2026Updated 8 months ago
- Open-source high-performance RISC-V processor☆7,369Updated this week
- PyTorchSim is a Comprehensive, Fast, and Accurate NPU Simulation Framework☆149Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆562Oct 16, 2026Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆159Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Repository to host and maintain SCALE-Sim code☆543Jun 28, 2026Updated 4 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆683Aug 13, 2024Updated 2 years ago
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆72Updated this week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆125Nov 26, 2025Updated 11 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,748Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,162Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,281Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- OpenSource GPU, in Verilog, loosely based on RISC-V ISA☆1,406Nov 22, 2024Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- Circuit IR Compilers and Tools☆2,270Updated this week
- Rocket Chip Generator☆3,897Sep 13, 2026Updated last month
- OpenXuantie - OpenC910 Core☆1,494Jun 28, 2024Updated 2 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆295Oct 28, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆371Updated this week
- Chisel: A Modern Hardware Design Language☆4,828Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆409Oct 23, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A matrix extension proposal for AI applications under RISC-V architecture☆190Apr 1, 2026Updated 7 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆651Updated this week
- ☆325Jul 22, 2026Updated 3 months ago
- The Ultra-Low Power RISC-V Core☆1,977Sep 25, 2026Updated last month
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆13,189Aug 18, 2024Updated 2 years ago
- RISC-V Zve32x Vector Coprocessor☆225Jan 22, 2026Updated 9 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,919Updated this week