hughperkins / VeriGPULinks
OpenSource GPU, in Verilog, loosely based on RISC-V ISA
☆1,115Updated 11 months ago
Alternatives and similar repositories for VeriGPU
Users that are interested in VeriGPU are comparing it to the libraries listed below
Sorting:
- ☆1,742Updated this week
- 32-bit Superscalar RISC-V CPU☆1,121Updated 4 years ago
- A Linux-capable RISC-V multicore for and by the world☆744Updated this week
- An open source GPU based off of the AMD Southern Islands ISA.☆1,252Updated 2 months ago
- The OpenPiton Platform☆740Updated last month
- OpenXuantie - OpenC910 Core☆1,339Updated last year
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,123Updated 3 weeks ago
- VeeR EH1 core☆906Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,029Updated 2 weeks ago
- GPGPU microprocessor architecture☆2,143Updated last year
- Modular hardware build system☆1,102Updated this week
- SERV - The SErial RISC-V CPU☆1,669Updated 3 weeks ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,136Updated 5 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,669Updated last month
- An open-source static random access memory (SRAM) compiler.☆956Updated 3 weeks ago
- An Open-source FPGA IP Generator☆1,016Updated this week
- RISC-V CPU Core (RV32IM)☆1,562Updated 4 years ago
- ☆1,080Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,002Updated 6 months ago
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆514Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆539Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,189Updated last month
- Digital Design with Chisel☆870Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,681Updated this week
- SystemVerilog to Verilog conversion☆671Updated last week
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆674Updated 3 months ago
- A small, light weight, RISC CPU soft core☆1,475Updated 3 months ago
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆433Updated last week
- Multi-platform nightly builds of open source digital design and verification tools☆1,223Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆822Updated 3 weeks ago