OpenSource GPU, in Verilog, loosely based on RISC-V ISA
☆1,402Nov 22, 2024Updated last year
Alternatives and similar repositories for VeriGPU
Users that are interested in VeriGPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,430Aug 18, 2025Updated last year
- ☆2,372Updated this week
- GPGPU microprocessor architecture☆2,232Updated this week
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆13,164Aug 18, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Oct 26, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆124May 11, 2023Updated 3 years ago
- A Linux-capable RISC-V multicore for and by the world☆840Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆648Updated this week
- 32-bit Superscalar RISC-V CPU☆1,329Sep 18, 2021Updated 5 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,184Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,442Updated this week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Updated this week
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- RISC-V CPU Core (RV32IM)☆1,812Sep 18, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- The OpenPiton Platform☆838Updated this week
- Berkeley's Spatial Array Generator☆1,545Updated this week
- The Ultra-Low Power RISC-V Core☆1,969Sep 25, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,742Updated this week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,858Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,195Mar 2, 2022Updated 4 years ago
- Build your hardware, easily!☆4,188Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆561Oct 16, 2026Updated 2 weeks ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆385Updated this week
- VRoom! RISC-V CPU☆523Sep 2, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Common SystemVerilog components☆812Sep 18, 2026Updated last month
- Open-source high-performance RISC-V processor☆7,359Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆126Oct 22, 2026Updated last week
- Verilator open-source SystemVerilog simulator and lint system☆4,050Updated this week
- Various HDL (Verilog) IP Cores☆939Jul 1, 2021Updated 5 years ago
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- ☆246Updated this week