Alternatives and similar repositories for VeriGPU

Users that are interested in VeriGPU are comparing it to the libraries listed below

• vortexgpgpu / vortex
  ☆1,677Updated last week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,100Updated 4 years ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆738Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆730Updated last week
• VerticalResearchGroup / miaow
  An open source GPU based off of the AMD Southern Islands ISA.
  ☆1,237Updated last month
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,981Updated this week
• rsd-devel / rsd
  RSD: RISC-V Out-of-Order Superscalar Processor
  ☆1,100Updated 6 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,123Updated 4 months ago
• riscv-software-src / riscv-tests
  ☆1,060Updated 3 months ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,635Updated last week
• siliconcompiler / siliconcompiler
  Modular hardware build system
  ☆1,088Updated this week
• ucb-bar / gemmini
  Berkeley's Spatial Array Generator
  ☆1,061Updated last month
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,321Updated last year
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆898Updated 2 years ago
• ultraembedded / riscv
  RISC-V CPU Core (RV32IM)
  ☆1,541Updated 4 years ago
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,979Updated 4 months ago
• VLSIDA / OpenRAM
  An open-source static random access memory (SRAM) compiler.
  ☆952Updated 3 months ago
• riscv-non-isa / riscv-arch-test
  ☆594Updated last week
• olofk / serv
  SERV - The SErial RISC-V CPU
  ☆1,651Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,175Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆532Updated last month
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆863Updated 2 weeks ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆599Updated last week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆415Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆668Updated 3 months ago
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆674Updated 2 months ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆898Updated 4 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆719Updated last month
• jofrfu / tinyTPU
  Implementation of a Tensor Processing Unit for embedded systems and the IoT.
  ☆509Updated 6 years ago
• openhwgroup / cva6
  The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…
  ☆2,628Updated this week