hughperkins / VeriGPULinks
OpenSource GPU, in Verilog, loosely based on RISC-V ISA
☆1,014Updated 7 months ago
Alternatives and similar repositories for VeriGPU
Users that are interested in VeriGPU are comparing it to the libraries listed below
Sorting:
- ☆1,542Updated last week
- 32-bit Superscalar RISC-V CPU☆1,036Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,872Updated last week
- An open source GPU based off of the AMD Southern Islands ISA.☆1,183Updated 7 years ago
- VeeR EH1 core☆883Updated 2 years ago
- The OpenPiton Platform☆711Updated last month
- A Linux-capable RISC-V multicore for and by the world☆709Updated last month
- SERV - The SErial RISC-V CPU☆1,600Updated 2 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,568Updated last week
- An open-source static random access memory (SRAM) compiler.☆911Updated 2 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,923Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆754Updated this week
- Modular hardware build system☆1,032Updated this week
- OpenXuantie - OpenC910 Core☆1,281Updated 11 months ago
- Berkeley's Spatial Array Generator☆967Updated 2 months ago
- GPGPU microprocessor architecture☆2,090Updated 7 months ago
- An Open-source FPGA IP Generator☆922Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,080Updated 3 weeks ago
- A small, light weight, RISC CPU soft core☆1,420Updated 4 months ago
- Common SystemVerilog components☆627Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,083Updated 3 months ago
- RISC-V Cores, SoC platforms and SoCs☆887Updated 4 years ago
- SystemVerilog to Verilog conversion☆639Updated last month
- Implementation of a Tensor Processing Unit for embedded systems and the IoT.☆476Updated 6 years ago
- Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators☆667Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,308Updated this week
- Digital Design with Chisel☆842Updated last month
- RISC-V CPU Core (RV32IM)☆1,481Updated 3 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,081Updated this week