OpenSource GPU, in Verilog, loosely based on RISC-V ISA
☆1,273Nov 22, 2024Updated last year
Alternatives and similar repositories for VeriGPU
Users that are interested in VeriGPU are comparing it to the libraries listed below
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,336Aug 18, 2025Updated 6 months ago
- ☆1,908Updated this week
- GPGPU microprocessor architecture☆2,179Nov 8, 2024Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆11,766Aug 18, 2024Updated last year
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆570Oct 21, 2025Updated 4 months ago
- 32-bit Superscalar RISC-V CPU☆1,179Sep 18, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,774Feb 17, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,828Feb 25, 2026Updated last week
- A small, light weight, RISC CPU soft core☆1,514Dec 8, 2025Updated 2 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,032Feb 11, 2026Updated 3 weeks ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆119May 11, 2023Updated 2 years ago
- The OpenPiton Platform☆772Feb 25, 2026Updated last week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,493Jan 7, 2026Updated last month
- Yosys Open SYnthesis Suite☆4,305Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆320Feb 24, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,986Jun 27, 2024Updated last year
- Verilog PCI express components☆1,541Apr 26, 2024Updated last year
- VRoom! RISC-V CPU☆518Sep 2, 2024Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,646Sep 18, 2021Updated 4 years ago
- ☆93Feb 24, 2026Updated last week
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,190May 26, 2025Updated 9 months ago
- ☆309Jan 23, 2026Updated last month
- Various HDL (Verilog) IP Cores☆876Jul 1, 2021Updated 4 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,717Sep 15, 2025Updated 5 months ago
- Berkeley's Spatial Array Generator☆1,225Updated this week
- VeeR EH1 core☆929May 29, 2023Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,598Updated this week
- An Open-source FPGA IP Generator☆1,056Updated this week
- RTL, Cmodel, and testbench for NVDLA☆2,027Mar 2, 2022Updated 4 years ago
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Build your hardware, easily!☆3,747Updated this week