OpenSource GPU, in Verilog, loosely based on RISC-V ISA
☆1,380Nov 22, 2024Updated last year
Alternatives and similar repositories for VeriGPU
Users that are interested in VeriGPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,413Aug 18, 2025Updated last year
- ☆2,266Updated this week
- GPGPU microprocessor architecture☆2,224Nov 8, 2024Updated last year
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆13,012Aug 18, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆955Aug 18, 2026Updated last month
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A Linux-capable RISC-V multicore for and by the world☆833Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆122May 11, 2023Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆638Sep 14, 2026Updated last week
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,063Updated this week
- 32-bit Superscalar RISC-V CPU☆1,309Sep 18, 2021Updated 5 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,392Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,127Updated this week
- The OpenPiton Platform☆828Feb 25, 2026Updated 6 months ago
- A small, light weight, RISC CPU soft core☆1,586Sep 16, 2026Updated last week
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,268Updated this week
- GEMM and GEMM-Ops accelerator for PULP systems☆120Sep 15, 2026Updated last week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,202Updated this week
- SERV - The SErial RISC-V CPU☆1,887Aug 25, 2026Updated 3 weeks ago
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated 2 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,610Sep 4, 2026Updated 2 weeks ago
- Yosys Open SYnthesis Suite☆4,767Updated this week
- Open source GPU extension for RISC-V☆72Apr 6, 2021Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,704Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,382Sep 7, 2026Updated 2 weeks ago
- Berkeley's Spatial Array Generator☆1,480Updated this week
- Verilog PCI express components☆1,659Apr 26, 2024Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆368Sep 16, 2026Updated last week
- RISC-V CPU Core (RV32IM)☆1,793Sep 18, 2021Updated 5 years ago
- The Ultra-Low Power RISC-V Core☆1,922Aug 6, 2025Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Updated this week
- Open-source high-performance RISC-V processor☆7,271Updated this week
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,293Aug 26, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Various HDL (Verilog) IP Cores☆934Jul 1, 2021Updated 5 years ago
- OpenXuantie - OpenC910 Core☆1,478Jun 28, 2024Updated 2 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆47May 26, 2021Updated 5 years ago
- Chisel: A Modern Hardware Design Language☆4,786Updated this week
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,240Sep 11, 2026Updated last week
- RISC-V CPU Core☆450Jun 24, 2025Updated last year