OpenSource GPU, in Verilog, loosely based on RISC-V ISA
☆1,354Nov 22, 2024Updated last year
Alternatives and similar repositories for VeriGPU
Users that are interested in VeriGPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An open source GPU based off of the AMD Southern Islands ISA.☆1,396Aug 18, 2025Updated 11 months ago
- ☆2,167Updated this week
- GPGPU microprocessor architecture☆2,211Nov 8, 2024Updated last year
- A minimal GPU design in Verilog to learn how GPUs work from the ground up☆12,771Aug 18, 2024Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆932Jul 8, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Linux-capable RISC-V multicore for and by the world☆823Jul 13, 2026Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆120May 11, 2023Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆624Updated this week
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,984Jul 14, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,283Sep 18, 2021Updated 4 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,030Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- The OpenPiton Platform☆803Feb 25, 2026Updated 4 months ago
- A small, light weight, RISC CPU soft core☆1,568Dec 8, 2025Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- GEMM and GEMM-Ops accelerator for PULP systems☆109Updated this week
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,189Jul 15, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,201Feb 11, 2026Updated 5 months ago
- SERV - The SErial RISC-V CPU☆1,836Jul 10, 2026Updated 2 weeks ago
- VRoom! RISC-V CPU☆522Sep 2, 2024Updated last year
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,589May 12, 2026Updated 2 months ago
- Yosys Open SYnthesis Suite☆4,623Updated this week
- Open source GPU extension for RISC-V☆72Apr 6, 2021Updated 5 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,280Jun 27, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,631Updated this week
- Verilog PCI express components☆1,628Apr 26, 2024Updated 2 years ago
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆355Updated this week
- Berkeley's Spatial Array Generator☆1,405Jun 30, 2026Updated 3 weeks ago
- RISC-V CPU Core (RV32IM)☆1,755Sep 18, 2021Updated 4 years ago
- The Ultra-Low Power RISC-V Core☆1,890Aug 6, 2025Updated 11 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,267May 29, 2026Updated last month
- Open-source high-performance RISC-V processor☆7,156Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OpenXuantie - OpenC910 Core☆1,459Jun 28, 2024Updated 2 years ago
- Various HDL (Verilog) IP Cores☆925Jul 1, 2021Updated 5 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 5 years ago
- Chisel: A Modern Hardware Design Language☆4,737Updated this week
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- RISC-V CPU Core☆443Jun 24, 2025Updated last year