euphoric-hardware / rtl-simulation-readingLinks
☆18Updated last month
Alternatives and similar repositories for rtl-simulation-reading
Users that are interested in rtl-simulation-reading are comparing it to the libraries listed below
Sorting:
- ☆52Updated last year
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆35Updated 2 weeks ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated last month
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- Equivalence checking with Yosys☆57Updated this week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- ILA Model Database☆24Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- high-performance RTL simulator☆186Updated last year
- ☆19Updated last year
- ☆44Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- This is a python repo for flattening Verilog☆20Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- ☆17Updated 10 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 3 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- ☆19Updated 5 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Updated 2 months ago
- CGRA framework with vectorization support.☆43Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- DASS HLS Compiler☆29Updated 2 years ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27Updated 9 months ago