euphoric-hardware / rtl-simulation-readingLinks
☆17Updated 3 months ago
Alternatives and similar repositories for rtl-simulation-reading
Users that are interested in rtl-simulation-reading are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 8 months ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 5 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- ILA Model Database☆23Updated 5 years ago
- ☆46Updated 8 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last month
- ☆19Updated last year
- ☆17Updated 6 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- Equivalence checking with Yosys☆46Updated 2 weeks ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆135Updated this week
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆49Updated 11 months ago
- ☆18Updated 4 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- ☆19Updated last year
- A tool to generate optimized hardware files for univariate functions.☆29Updated last year
- ☆29Updated 8 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆36Updated last month
- ☆12Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year