euphoric-hardware / rtl-simulation-readingLinks
☆18Updated last week
Alternatives and similar repositories for rtl-simulation-reading
Users that are interested in rtl-simulation-reading are comparing it to the libraries listed below
Sorting:
- ☆52Updated 11 months ago
- A hardware synthesis framework with multi-level paradigm☆43Updated last year
- ☆17Updated 9 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆33Updated last week
- A Rocket-based RISC-V superscalar in-order core☆36Updated 3 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆32Updated 11 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Updated last month
- ILA Model Database☆24Updated 5 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆41Updated this week
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27Updated 8 months ago
- This is a python repo for flattening Verilog☆20Updated 3 weeks ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- ☆19Updated last year
- Using e-graphs for logic synthesis☆30Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆19Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆116Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆114Updated 2 months ago
- CGRA framework with vectorization support.☆42Updated last week
- ☆17Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 11 months ago
- ☆33Updated 9 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆22Updated last month
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆34Updated last year
- Papers, Posters, Presentations, Documentation...☆19Updated 2 years ago