euphoric-hardware / rtl-simulation-readingLinks
☆17Updated last month
Alternatives and similar repositories for rtl-simulation-reading
Users that are interested in rtl-simulation-reading are comparing it to the libraries listed below
Sorting:
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated last month
- A Rocket-based RISC-V superscalar in-order core☆34Updated 3 months ago
- ☆19Updated last year
- Fast Symbolic Repair of Hardware Design Code☆25Updated 6 months ago
- ☆44Updated 6 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆16Updated 3 years ago
- ILA Model Database☆23Updated 4 years ago
- ☆33Updated 4 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 5 months ago
- This is a python repo for flattening Verilog☆18Updated 2 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- ☆18Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated 5 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 2 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆38Updated last month
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 6 months ago
- Equivalence checking with Yosys☆45Updated 3 weeks ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- ☆17Updated 4 months ago
- ☆17Updated last week
- ☆36Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- ☆16Updated 4 years ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 6 months ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated last week
- high-performance RTL simulator☆170Updated last year
- ☆20Updated 4 months ago