euphoric-hardware / rtl-simulation-readingLinks
☆17Updated 4 months ago
Alternatives and similar repositories for rtl-simulation-reading
Users that are interested in rtl-simulation-reading are comparing it to the libraries listed below
Sorting:
- ☆47Updated 9 months ago
- ☆17Updated 7 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆26Updated 9 months ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- ☆19Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 weeks ago
- ☆19Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- ☆41Updated last year
- ILA Model Database☆24Updated 5 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆18Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- Equivalence checking with Yosys☆49Updated 2 weeks ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆18Updated 8 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆35Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆141Updated this week
- DASS HLS Compiler☆29Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago
- An infrastructure for integrated EDA☆41Updated 2 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year