euphoric-hardware / rtl-simulation-readingLinks
☆18Updated last month
Alternatives and similar repositories for rtl-simulation-reading
Users that are interested in rtl-simulation-reading are comparing it to the libraries listed below
Sorting:
- ☆52Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆35Updated 2 weeks ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- This is a python repo for flattening Verilog☆20Updated last month
- Fast Symbolic Repair of Hardware Design Code☆33Updated last year
- ☆17Updated 10 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Updated 2 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- A Rocket-based RISC-V superscalar in-order core☆38Updated 4 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated last week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated this week
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27Updated 9 months ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆20Updated last month
- ☆19Updated last year
- Equivalence checking with Yosys☆57Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆56Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- ☆33Updated 10 months ago
- ☆44Updated last year
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Updated last week
- ILA Model Database☆24Updated 5 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated 2 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆119Updated 3 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- This is a repo to store circuit design datasets☆19Updated 2 years ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆46Updated 3 weeks ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆161Updated this week