euphoric-hardware / rtl-simulation-readingLinks
☆17Updated 2 months ago
Alternatives and similar repositories for rtl-simulation-reading
Users that are interested in rtl-simulation-reading are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 4 months ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 8 months ago
- ☆46Updated 8 months ago
- ☆19Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- Fast Symbolic Repair of Hardware Design Code☆26Updated 7 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- ☆17Updated 5 months ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- ILA Model Database☆23Updated 4 years ago
- CGRA framework with vectorization support.☆35Updated last week
- DASS HLS Compiler☆29Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 3 weeks ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆41Updated 8 months ago
- ☆16Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated 3 weeks ago
- ☆18Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- ☆60Updated this week
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆49Updated 10 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆40Updated last month
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆133Updated this week