euphoric-hardware / rtl-simulation-readingLinks
☆18Updated 3 weeks ago
Alternatives and similar repositories for rtl-simulation-reading
Users that are interested in rtl-simulation-reading are comparing it to the libraries listed below
Sorting:
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆52Updated 2 years ago
- ☆50Updated 10 months ago
- A hardware synthesis framework with multi-level paradigm☆42Updated 10 months ago
- A Rocket-based RISC-V superscalar in-order core☆36Updated 2 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Fast Symbolic Repair of Hardware Design Code☆30Updated 10 months ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g., …☆22Updated this week
- This is a python repo for flattening Verilog☆20Updated 6 months ago
- ☆17Updated 8 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 10 months ago
- ILA Model Database☆24Updated 5 years ago
- ☆19Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- A Heterogeneous GPU Platform for Chipyard SoC☆40Updated this week
- ☆15Updated 3 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆53Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆33Updated 3 months ago
- Using e-graphs for logic synthesis☆24Updated last month
- ☆20Updated last year
- CGRA framework with vectorization support.☆41Updated last week
- ☆33Updated 8 months ago
- ☆61Updated this week
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆19Updated 9 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆24Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Updated last week
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆33Updated last year
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆23Updated this week
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Updated 3 years ago