euphoric-hardware / rtl-simulation-readingLinks
☆17Updated 2 months ago
Alternatives and similar repositories for rtl-simulation-reading
Users that are interested in rtl-simulation-reading are comparing it to the libraries listed below
Sorting:
- ☆45Updated 7 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 7 months ago
- ☆19Updated last year
- ☆17Updated 5 months ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 2 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 months ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆39Updated 2 weeks ago
- Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller.☆16Updated 6 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated last week
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 2 months ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆48Updated 9 months ago
- ILA Model Database☆23Updated 4 years ago
- ☆33Updated 5 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- DASS HLS Compiler☆29Updated last year
- Fast Symbolic Repair of Hardware Design Code☆25Updated 7 months ago
- ☆16Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- Equivalence checking with Yosys☆45Updated 2 weeks ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated 2 months ago
- ☆18Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Updated 3 years ago
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆22Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆130Updated this week
- ☆17Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago