CVA6 softcore contest
☆25Oct 30, 2026Updated last week
Alternatives and similar repositories for cva6-softcore-contest
Users that are interested in cva6-softcore-contest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- mWATTBAT: The open source Radar Chip☆12Sep 1, 2025Updated last year
- ☆15Oct 2, 2026Updated last month
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆52Nov 3, 2025Updated last year
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 9 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- AI hardware engineer☆13Updated this week
- ☆11Dec 3, 2025Updated 11 months ago
- ☆14Dec 9, 2025Updated 10 months ago
- Create a working Rocket Chip bitstream for Xilinx boards on Ubuntu 24.04 LTS by Eugene Tarassov's GitHub repo☆11Apr 27, 2025Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆295Oct 28, 2026Updated last week
- Example of how to use UVM with Verilator☆50Apr 20, 2026Updated 6 months ago
- VS Code extension for SystemVerilog design navigation, RTL tracing, schematic viewer, and waveform integration☆66Jul 25, 2026Updated 3 months ago
- Realtime depth map 🏞️ generation using SSD algorithm on low end Basys 3 FPGA. Support 320x240 and 160x120 resolutions.☆23Feb 8, 2023Updated 3 years ago
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Aug 18, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆22Oct 20, 2025Updated last year
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Oct 30, 2026Updated last week
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 3 years ago
- SystemVerilog file list pruner☆19Oct 19, 2026Updated 2 weeks ago
- A PCIe RTL implementation☆27Aug 16, 2026Updated 2 months ago
- ☆19Nov 1, 2025Updated last year
- ☆14Apr 29, 2024Updated 2 years ago
- A github page with common VHDL templates, ready to be copied and used in your projects.☆18Sep 11, 2026Updated last month
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆151Updated this week
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- Embedded Box, containerized development environments for embedded and FPGA designers☆21Jul 4, 2026Updated 4 months ago
- RISC-V Nox core☆73Jul 22, 2025Updated last year
- ☆25Aug 9, 2026Updated 2 months ago
- SAR ADC on tiny tapeout☆55Jan 29, 2025Updated last year
- openENOC is an open-source Ethernet-based NoC for scalable MPSoC systems, using Layer-2 frame switching to connect CPUs, accelerators and…☆28Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆61Oct 19, 2026Updated 2 weeks ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆227Jun 5, 2026Updated 5 months ago
- Custom IC Design Platform☆124Updated this week
- For mosbius.org website☆36Oct 11, 2026Updated 3 weeks ago
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 8 months ago
- emu293 SPG293 emulator and associated tooling☆13Sep 27, 2026Updated last month
- ☆25Jun 23, 2024Updated 2 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆124Updated this week