CVA6 softcore contest
☆23Jul 8, 2026Updated 2 months ago
Alternatives and similar repositories for cva6-softcore-contest
Users that are interested in cva6-softcore-contest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Aug 5, 2026Updated last month
- A tapeout-ready structure for hierarchical analog design (v0.1).☆26Jan 16, 2026Updated 7 months ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆273Aug 30, 2026Updated last week
- A harvard architecture CPU based on RISC-V.☆16Aug 25, 2023Updated 3 years ago
- wafer.space GF180MCU Run 1☆40Apr 27, 2026Updated 4 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆51Nov 3, 2025Updated 10 months ago
- This is a complementary extension to the https://hub.docker.com/r/hpretl/iic-osic-tools Docker image, adding support for RF simulations a…☆17Aug 18, 2026Updated 3 weeks ago
- ☆22Oct 20, 2025Updated 10 months ago
- Embedded Box, containerized development environments for embedded and FPGA designers☆18Jul 4, 2026Updated 2 months ago
- Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)☆15Updated this week
- ElemRV - End-to-end Open-Source RISC-V Microcontroller☆145Updated this week
- Advanced Integrated Circuits 2024☆24Nov 16, 2024Updated last year
- SystemVerilog file list pruner☆19Updated this week
- A simple C++ CMake project to jump-start development of SystemC models and systems☆31Nov 24, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆19Nov 1, 2025Updated 10 months ago
- SAR ADC on tiny tapeout☆54Jan 29, 2025Updated last year
- Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …☆227Jun 5, 2026Updated 3 months ago
- Example of how to use UVM with Verilator☆47Apr 20, 2026Updated 4 months ago
- Custom IC Design Platform☆123Updated this week
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆59Aug 24, 2026Updated 2 weeks ago
- This repository provides an automated shell script to set up a Verilator + UVM-based workflow using the [RTL2UVM](https://github.com/rpja…☆21Oct 21, 2025Updated 10 months ago
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments, allowing host compiled programs to run in a log…☆79Feb 12, 2026Updated 6 months ago
- DDA solver for the van der Pol oscillator using 16-bit posits☆28Jan 23, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆122Jun 18, 2026Updated 2 months ago
- For mosbius.org website☆34Jul 31, 2025Updated last year
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 6 months ago
- Public RTL Question Bank of MakerCode https://makercode.jixiao-ai.com/☆104Updated this week
- ☆10Apr 30, 2018Updated 8 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- System Verilog BootCamp☆25Jan 21, 2022Updated 4 years ago
- ☆39Aug 28, 2026Updated last week
- ☆37Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- DNN Compiler for Heterogeneous SoCs☆75Aug 20, 2026Updated 2 weeks ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 5 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆40May 22, 2025Updated last year
- Portal for 2024 SIT batch being mentored at the Advnaced VLSI Lab.☆11Apr 9, 2023Updated 3 years ago
- Examples in the MLX framework☆11Sep 23, 2024Updated last year
- In this repository, I have shared the codes for designs and testbenches, Elaborated Design and Simulation Output for each block of RISC-V…☆31Aug 28, 2024Updated 2 years ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year