CVA6 softcore contest
☆22Mar 2, 2026Updated this week
Alternatives and similar repositories for cva6-softcore-contest
Users that are interested in cva6-softcore-contest are comparing it to the libraries listed below
Sorting:
- Python interface for Cadence Spectre☆23Feb 17, 2026Updated 2 weeks ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- ☆21Nov 12, 2025Updated 3 months ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- The source code that empowers OpenROAD Cloud☆12Jun 29, 2020Updated 5 years ago
- free5GC official site☆14Feb 24, 2026Updated last week
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- Examples in the MLX framework☆11Sep 23, 2024Updated last year
- Governance-related CHIPS Alliance documents, guides etc.☆10Feb 20, 2023Updated 3 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- ☆12Dec 11, 2025Updated 2 months ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- ellipsoid method python code☆12Feb 12, 2024Updated 2 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 7 months ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆25Updated this week
- Digital IC design and vlsi notes☆13Jun 24, 2020Updated 5 years ago
- ☆13Nov 9, 2023Updated 2 years ago
- ☆16Jul 1, 2024Updated last year
- Website for converting floating-point numbers to their binary representation (in hexadecimal)☆16Feb 8, 2025Updated last year
- ET Accelerator Firmware and Runtime☆35Updated this week
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆12Apr 1, 2022Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuites☆13Mar 12, 2019Updated 6 years ago
- ☆120Feb 17, 2026Updated 2 weeks ago
- MATLAB programs from Constantine A. Balanis's book "Antenna Theory: Analysis and Design" 4th edition.☆21Sep 1, 2021Updated 4 years ago
- A 66-order (67 taps) hamming FIR LPF Filter is to be designed with a cutoff frequency of 200 KHZ for a sampling frequency of 1 MHZ☆14Feb 17, 2023Updated 3 years ago
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated 10 months ago
- This document is a project of cmos image sensor system. The doc mainly includes LUPA4000 Cmos sensor driving, SDRAM storage, LVDS data re…☆12Feb 7, 2021Updated 5 years ago
- Implementation of hardware cores—including encryption, PRNGs, DSP modules, and accelerators—developed in pure Verilog for reference. Each…☆47Dec 29, 2025Updated 2 months ago
- 5G NR SSB Scanner and Capturer☆31Sep 2, 2025Updated 6 months ago
- Sama* is a open-source, Python based simulator for 5G Radio Access Networks (RANs) that supports both downlink and uplink communications …☆18Oct 14, 2025Updated 4 months ago
- A simplistic 8-bit multi-cycle CPU☆25Jul 25, 2025Updated 7 months ago
- ☆15Jul 14, 2024Updated last year
- An open-source UCIe implementation developed at UC Berkeley.☆20Jul 8, 2024Updated last year
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- An open-source simulator framework for neural processing units☆37Jan 30, 2026Updated last month
- ☆26Jan 30, 2026Updated last month