NVlabs / GEMLinks
Open-source RTL logic simulator with CUDA acceleration
☆222Updated 3 weeks ago
Alternatives and similar repositories for GEM
Users that are interested in GEM are comparing it to the libraries listed below
Sorting:
- high-performance RTL simulator☆180Updated last year
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆141Updated this week
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 3 weeks ago
- ☆109Updated 2 months ago
- A tool for synthesizing Verilog programs☆105Updated 2 months ago
- ☆59Updated last week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Self checking RISC-V directed tests☆113Updated 4 months ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆188Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- SystemVerilog frontend for Yosys☆166Updated this week
- SystemVerilog synthesis tool☆215Updated 7 months ago
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- An open source high level synthesis (HLS) tool built on top of LLVM☆125Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆269Updated last month
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 3 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆115Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Open-source FPGA research and prototyping framework.☆208Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆296Updated 2 weeks ago
- ASIC implementation flow infrastructure☆143Updated this week
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- Fabric generator and CAD tools.☆197Updated last week
- The specification for the FIRRTL language☆62Updated this week