Open-source RTL logic simulator with CUDA acceleration
☆257Sep 30, 2025Updated 5 months ago
Alternatives and similar repositories for GEM
Users that are interested in GEM are comparing it to the libraries listed below
Sorting:
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Feb 11, 2026Updated 3 weeks ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- ☆96Jun 20, 2025Updated 8 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- SystemVerilog frontend for Yosys☆202Feb 22, 2026Updated last week
- SpiceBind – spice inside HDL simulator☆56Jun 30, 2025Updated 8 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 8 months ago
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆26Dec 8, 2025Updated 2 months ago
- ☆83Jan 5, 2026Updated last month
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆33Apr 13, 2025Updated 10 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 2 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆30Apr 23, 2024Updated last year
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated last month
- ☆44May 18, 2024Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- ☆13Jan 20, 2023Updated 3 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- SystemVerilog compiler and language services☆968Updated this week
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 10 months ago
- Library of FPGA architectures☆31Updated this week
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- USB Full-Speed core written in migen/LiteX☆12Sep 19, 2019Updated 6 years ago
- ☆14Aug 27, 2020Updated 5 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆42May 29, 2025Updated 9 months ago
- A tool for synthesizing Verilog programs☆112Aug 25, 2025Updated 6 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- A robust, open-source physical layer implementation for FPGA-to-FPGA communication over high-speed serial links of the Quantum Error Corr…☆28Updated this week
- SystemVerilog to Verilog conversion☆704Nov 24, 2025Updated 3 months ago
- Verilog hardware abstraction library☆46Updated this week