NVlabs / GEMLinks
Open-source RTL logic simulator with CUDA acceleration
☆18Updated last week
Alternatives and similar repositories for GEM
Users that are interested in GEM are comparing it to the libraries listed below
Sorting:
- This is a repo to store circuit design datasets☆17Updated last year
- ☆16Updated 4 years ago
- ☆16Updated 3 years ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- ☆24Updated last year
- ☆17Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 9 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆13Updated last month
- ☆31Updated last year
- ☆10Updated 5 years ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- ☆12Updated 2 years ago
- Logic optimization and technology mapping tool.☆18Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- LLM Evaluation Benchmark on Hardware Formal Verification☆21Updated 2 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆27Updated this week
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated this week
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- ☆22Updated 11 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- Generator of arithmetic circuits (multipliers, adders) and approximate circuits☆34Updated 4 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 7 months ago
- ☆15Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- A high-efficiency hybrid solving CEC algorithm☆11Updated 2 years ago
- ☆52Updated last week