Open-source RTL logic simulator with CUDA acceleration
☆263Sep 30, 2025Updated 5 months ago
Alternatives and similar repositories for GEM
Users that are interested in GEM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated last month
- ☆100Jun 20, 2025Updated 9 months ago
- GPU-based logic synthesis tool☆100Nov 27, 2025Updated 3 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 9 months ago
- SpiceBind – spice inside HDL simulator☆57Jun 30, 2025Updated 8 months ago
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆27May 4, 2025Updated 10 months ago
- SystemVerilog frontend for Yosys☆210Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated 2 months ago
- ☆31Apr 23, 2024Updated last year
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆25Dec 8, 2025Updated 3 months ago
- ☆86Updated this week
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- Open source RTL simulation acceleration on commodity hardware☆34Apr 13, 2023Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆120Apr 1, 2024Updated last year
- ☆45May 18, 2024Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated 11 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆34Apr 13, 2025Updated 11 months ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 7 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- ☆14Aug 27, 2020Updated 5 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Research paper based on or related to ABC.☆70Jan 19, 2026Updated 2 months ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- SystemVerilog compiler and language services☆989Updated this week
- Library of FPGA architectures☆31Mar 9, 2026Updated 2 weeks ago
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated 9 months ago
- Verilog hardware abstraction library☆50Updated this week
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Communication framework for RTL simulation and emulation.☆309Mar 10, 2026Updated 2 weeks ago