Open-source RTL logic simulator with CUDA acceleration
☆302Sep 30, 2025Updated 11 months ago
Alternatives and similar repositories for GEM
Users that are interested in GEM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆112Jun 20, 2025Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆22May 2, 2026Updated 4 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆86Aug 10, 2026Updated last month
- GPU-based logic synthesis tool☆111Mar 31, 2026Updated 5 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemVerilog design elaborator into word-level netlist form☆250Updated this week
- Craft your EDA toolchain with GRH IR☆19Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆46Jul 17, 2024Updated 2 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated last month
- Open source RTL simulation acceleration on commodity hardware☆37Apr 13, 2023Updated 3 years ago
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 7 months ago
- Digital Design Equivalence Checking☆111Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- HDL-first mixed-signal co-simulation: embed ngspice circuits in Verilog through VPI☆71Updated this week
- RTLMeter benchmark suite☆33Updated this week
- ☆82Updated this week
- SystemVerilog compiler and language services☆1,147Updated this week
- SystemVerilog synthesis tool☆237Mar 10, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- Communication framework for RTL simulation and emulation.☆322Updated this week
- design and verification of asynchronous circuits☆52Sep 10, 2026Updated 2 weeks ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆72Apr 18, 2026Updated 5 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆121Jun 22, 2026Updated 3 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆22Jan 17, 2026Updated 8 months ago
- ☆31Apr 23, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 10 months ago
- Modular hardware build system☆1,219Updated this week
- Verilog evaluation benchmark for large language model☆476Jul 14, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Research paper based on or related to ABC.☆74Jun 11, 2026Updated 3 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆146Aug 23, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆475Updated this week
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 7 months ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 7 months ago
- ☆33Jan 7, 2025Updated last year
- ☆102Jun 24, 2025Updated last year
- ☆52Jan 16, 2025Updated last year