Open-source RTL logic simulator with CUDA acceleration
☆264Sep 30, 2025Updated 6 months ago
Alternatives and similar repositories for GEM
Users that are interested in GEM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 2 months ago
- ☆103Jun 20, 2025Updated 9 months ago
- GPU-based logic synthesis tool☆101Mar 31, 2026Updated 2 weeks ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆28Jun 23, 2025Updated 9 months ago
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [IJCAI 2024] QiMeng-CPU-v1: Automated CPU Design by Learning from Input-Output Examples☆28May 4, 2025Updated 11 months ago
- SystemVerilog frontend for Yosys☆212Apr 2, 2026Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆42Jul 17, 2024Updated last year
- ☆31Apr 23, 2024Updated last year
- high-performance RTL simulator☆190Jun 19, 2024Updated last year
- This is a repo to store circuit design datasets☆19Jan 17, 2024Updated 2 years ago
- ☆26Dec 8, 2025Updated 4 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 3 months ago
- ☆94Mar 26, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆121Apr 1, 2024Updated 2 years ago
- This is a python repo for flattening Verilog☆20Dec 19, 2025Updated 3 months ago
- ☆45May 18, 2024Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆26Apr 9, 2025Updated last year
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆36Apr 13, 2025Updated last year
- A standalone structural (gate-level) verilog parser☆40Mar 20, 2026Updated 3 weeks ago
- A compact, configurable RISC-V core☆13Jul 31, 2025Updated 8 months ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆14Aug 27, 2020Updated 5 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- Research paper based on or related to ABC.☆72Jan 19, 2026Updated 2 months ago
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆13Nov 2, 2023Updated 2 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 9 months ago
- SystemVerilog compiler and language services☆1,000Updated this week
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Library of FPGA architectures☆31Updated this week
- Raptor end-to-end FPGA Compiler and GUI☆96Dec 11, 2024Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆44May 29, 2025Updated 10 months ago
- Verilog hardware abstraction library☆50Apr 1, 2026Updated last week
- Structural Netlist API (and more) for EDA post synthesis flow development☆135Updated this week
- Communication framework for RTL simulation and emulation.☆311Apr 6, 2026Updated last week