Open-source RTL logic simulator with CUDA acceleration
☆291Sep 30, 2025Updated 10 months ago
Alternatives and similar repositories for GEM
Users that are interested in GEM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆110Jun 20, 2025Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 3 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆123Apr 1, 2024Updated 2 years ago
- Open-source RTL logic simulator with GPU acceleration (Metal, CUDA, HIP/AMD)☆82Updated this week
- GPU-based logic synthesis tool☆110Mar 31, 2026Updated 4 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SystemVerilog design elaborator into word-level netlist form☆246Updated this week
- Craft your EDA toolchain with GRH IR☆19Updated this week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆44Jul 17, 2024Updated 2 years ago
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- Open source RTL simulation acceleration on commodity hardware☆35Apr 13, 2023Updated 3 years ago
- Yosys RTLIL dialect for MLIR☆24Jun 12, 2025Updated last year
- Digital Design Equivalence Checking☆97Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆40Jan 16, 2025Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆31Feb 11, 2026Updated 6 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SpiceBind – spice inside HDL simulator☆58Jun 30, 2025Updated last year
- RTLMeter benchmark suite☆31Jul 21, 2026Updated 3 weeks ago
- ☆79Updated this week
- SystemVerilog compiler and language services☆1,115Updated this week
- SystemVerilog synthesis tool☆234Mar 10, 2025Updated last year
- A Lean-embedded framework to verify Verilog modules☆15Updated this week
- Communication framework for RTL simulation and emulation.☆317Aug 3, 2026Updated last week
- ☆116Jun 22, 2026Updated last month
- design and verification of asynchronous circuits☆51Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆68Apr 18, 2026Updated 3 months ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- ☆31Apr 23, 2024Updated 2 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 9 months ago
- Modular hardware build system☆1,199Updated this week
- Verilog evaluation benchmark for large language model☆461Jul 14, 2025Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- Research paper based on or related to ABC.☆72Jun 11, 2026Updated 2 months ago
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆141Jul 21, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Jul 28, 2026Updated 2 weeks ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 6 months ago
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆39Jan 26, 2026Updated 6 months ago
- ☆33Jan 7, 2025Updated last year
- ☆102Jun 24, 2025Updated last year
- ☆52Jan 16, 2025Updated last year