suchandler96 / gem5-NVDLA
☆21Updated last month
Related projects ⓘ
Alternatives and complementary repositories for gem5-NVDLA
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆33Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆19Updated 3 months ago
- NPUsim: Full-system, Cycle-accurate, Value-aware NPU Simulator☆18Updated this week
- agile hardware-software co-design☆44Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- ☆16Updated 5 years ago
- ☆25Updated 3 years ago
- ☆22Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- HLS for Networks-on-Chip☆30Updated 3 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆49Updated 4 years ago
- TensorCore Vector Processor for Deep Learning - Google Summer of Code Project☆21Updated 3 years ago
- ☆10Updated last year
- ☆42Updated 4 years ago
- NeuroSpector: Dataflow and Mapping Optimization of Deep Neural Network Accelerators☆17Updated 6 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆28Updated last month
- FRAME: Fast Roofline Analytical Modeling and Estimation☆31Updated last year
- ☆10Updated 4 months ago
- A static dataflow CGRA with dynamic dataflow execution capability☆10Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 8 months ago
- ☆37Updated 5 years ago