Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.
☆48Sep 1, 2025Updated last year
Alternatives and similar repositories for Baremetal-NN
Users that are interested in Baremetal-NN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Sep 30, 2026Updated last week
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Sep 29, 2026Updated last week
- ☆35Nov 6, 2024Updated last year
- ☆18Oct 6, 2025Updated last year
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆48Sep 9, 2026Updated last month
- Scalable Interface for RISC-V ISA Extensions☆26Aug 13, 2026Updated last month
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆107Sep 12, 2026Updated 3 weeks ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆71Sep 16, 2026Updated 3 weeks ago
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 8 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆93Sep 24, 2026Updated 2 weeks ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆12Jun 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 5 years ago
- ☆13Apr 25, 2025Updated last year
- Large-Scale Graph Inference☆12Nov 6, 2024Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆66Jun 27, 2025Updated last year
- ☆92Updated this week
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Swan Benchmark Suite☆14Sep 17, 2025Updated last year
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Run Rocket Chip on VCU128☆30Oct 21, 2025Updated 11 months ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Intel Compiler for SystemC☆31Jun 1, 2023Updated 3 years ago
- Extensions for the TG geometry library☆12Dec 3, 2024Updated last year
- CoralNPU behavior simulator based on MPACT-Sim☆28Updated this week
- ☆32Jul 21, 2026Updated 2 months ago
- ☆15May 20, 2020Updated 6 years ago
- RTL generator for SpGEMM☆13Feb 2, 2021Updated 5 years ago
- ☆17Sep 4, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 6 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆78Oct 1, 2026Updated last week
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated last month
- Simple MIDAS Examples☆12Nov 25, 2018Updated 7 years ago
- Open stadard cell library for open 28nm process☆18Jul 5, 2023Updated 3 years ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆93Mar 26, 2023Updated 3 years ago