ucb-bar / Baremetal-NNLinks
Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.
☆33Updated last month
Alternatives and similar repositories for Baremetal-NN
Users that are interested in Baremetal-NN are comparing it to the libraries listed below
Sorting:
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆62Updated this week
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- Advanced Architecture Labs with CVA6☆62Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆98Updated last month
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- A Rocket-based RISC-V superscalar in-order core☆33Updated last month
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆78Updated last week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- Floating point modules for CHISEL☆32Updated 10 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 7 months ago
- ☆47Updated last month
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆110Updated last year
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- The specification for the FIRRTL language☆57Updated this week
- Chisel Cheatsheet☆33Updated 2 years ago
- ☆59Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- This repo includes XiangShan's function units☆26Updated this week
- ☆33Updated 2 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- high-performance RTL simulator☆159Updated 11 months ago
- Unit tests generator for RVV 1.0☆85Updated 3 weeks ago