Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.
☆49Sep 1, 2025Updated 10 months ago
Alternatives and similar repositories for Baremetal-NN
Users that are interested in Baremetal-NN are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Dec 9, 2025Updated 7 months ago
- A submodule of Chipyard https://github.com/ucb-bar/chipyard☆21Apr 28, 2026Updated 2 months ago
- ☆35Nov 6, 2024Updated last year
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆47Jul 8, 2026Updated last week
- Notebooks for Hardware-Aware Training of Spiking Neural Networks. Open-Source Neuromorphic Circuit Design Tutorial at ESSCIRC 2023.☆26Sep 11, 2023Updated 2 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆18Oct 6, 2025Updated 9 months ago
- Scalable Interface for RISC-V ISA Extensions☆26Jun 9, 2026Updated last month
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆17Feb 29, 2024Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆104Oct 6, 2025Updated 9 months ago
- RISC-V Directed Test Framework and Compliance Suite, RiESCUE☆69Jul 11, 2026Updated last week
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 7 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆91Mar 17, 2026Updated 4 months ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆30Jan 25, 2024Updated 2 years ago
- [ISCA'25] LIA: A Single-GPU LLM Inference Acceleration with Cooperative AMX-Enabled CPU-GPU Computation and CXL Offloading☆13Jun 28, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Graphical intuition to MOSFET square-law☆12Jan 5, 2021Updated 5 years ago
- Creating beautiful gem5 simulations☆49Mar 22, 2021Updated 5 years ago
- ☆13Apr 25, 2025Updated last year
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆65Jun 27, 2025Updated last year
- ☆92Jul 15, 2026Updated last week
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- Swan Benchmark Suite☆13Sep 17, 2025Updated 10 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- A collection of notes related to RISC-V before they are processed and digested☆18Dec 19, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆10Jul 25, 2022Updated 3 years ago
- Extensions for the TG geometry library☆12Dec 3, 2024Updated last year
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Apr 17, 2016Updated 10 years ago
- Intel Compiler for SystemC☆30Jun 1, 2023Updated 3 years ago
- ☆32Updated this week
- CoralNPU behavior simulator based on MPACT-Sim☆24Jun 10, 2026Updated last month
- ☆15May 20, 2020Updated 6 years ago
- RTL generator for SpGEMM☆12Feb 2, 2021Updated 5 years ago
- ☆16Jun 23, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Custom BLAS and LAPACK Cross-Compilation Framework for RISC-V☆19Apr 26, 2020Updated 6 years ago
- Various Python AST utilities☆21Apr 25, 2024Updated 2 years ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆38Mar 26, 2024Updated 2 years ago
- Open stadard cell library for open 28nm process☆17Jul 5, 2023Updated 3 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆79Jun 26, 2026Updated 3 weeks ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆11Feb 11, 2020Updated 6 years ago
- A Rocket-based RISC-V superscalar in-order core☆41Jul 12, 2026Updated last week