ucb-bar / Baremetal-NNLinks
Tool for converting PyTorch models into raw C codes with minimal dependency and some performance optimizations.
☆43Updated last month
Alternatives and similar repositories for Baremetal-NN
Users that are interested in Baremetal-NN are comparing it to the libraries listed below
Sorting:
- ☆80Updated last week
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆87Updated 3 weeks ago
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆43Updated last week
- A Rocket-based RISC-V superscalar in-order core☆35Updated 3 weeks ago
- ☆61Updated this week
- CGRA framework with vectorization support.☆35Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 4 months ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Administrative repository for the Integrated Matrix Extension Task Group☆29Updated this week
- ☆63Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- BARVINN: A Barrel RISC-V Neural Network Accelerator: https://barvinn.readthedocs.io/en/latest/☆91Updated 9 months ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- high-performance RTL simulator☆180Updated last year
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- Floating point modules for CHISEL☆31Updated 10 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆92Updated 2 months ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆141Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- An energy-efficient RISC-V floating-point compute cluster.☆113Updated this week
- ☆53Updated 6 months ago