google / mpact-riscvLinks
☆17Updated last month
Alternatives and similar repositories for mpact-riscv
Users that are interested in mpact-riscv are comparing it to the libraries listed below
Sorting:
- ☆17Updated last year
- ☆28Updated last month
- SRAM build space for SKY130 provided by SkyWater.☆22Updated 3 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆13Updated 4 years ago
- ☆25Updated this week
- ☆14Updated 3 months ago
- SRAM build space for the GF180MCU provided by GlobalFoundries.☆10Updated 2 years ago
- "High density" digital standard cells for SKY130 provided by SkyWater.☆16Updated 2 years ago
- ☆11Updated last month
- ☆26Updated this week
- PCI Express controller model☆57Updated 2 years ago
- Primitives for SKY130 provided by SkyWater.☆26Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- ☆17Updated 2 years ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆17Updated 2 years ago
- ☆84Updated 3 weeks ago
- Extended and external tests for Verilator testing☆16Updated 2 weeks ago
- ☆23Updated 2 years ago
- Automatic SystemVerilog linting in github actions with the help of Verible☆34Updated 7 months ago
- OmniXtend cache coherence protocol☆82Updated 4 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google.☆97Updated 2 years ago
- ☆31Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆33Updated 2 years ago
- Self checking RISC-V directed tests☆108Updated this week
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- Announcements related to Verilator☆39Updated 5 years ago