google / mpact-riscvLinks
☆26Updated 2 weeks ago
Alternatives and similar repositories for mpact-riscv
Users that are interested in mpact-riscv are comparing it to the libraries listed below
Sorting:
- A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow …☆115Updated 5 months ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆130Updated 2 weeks ago
- The multi-core cluster of a PULP system.☆110Updated last month
- RISC-V Verification Interface☆134Updated 2 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆75Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆189Updated 3 months ago
- Hardware Description Language (Verilog, VHDL, Chisel, nMigen, etc) with open tools (Yosys, Verilator, OpenROAD, etc) rules for Bazel (htt…☆149Updated 2 weeks ago
- RISC-V System on Chip Template☆159Updated 4 months ago
- Unit tests generator for RVV 1.0☆98Updated last month
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆94Updated 3 weeks ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 9 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated 2 weeks ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆124Updated 5 months ago
- Generic Register Interface (contains various adapters)☆134Updated last month
- An energy-efficient RISC-V floating-point compute cluster.☆118Updated last week
- Self checking RISC-V directed tests☆118Updated 6 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆78Updated last year
- Simple runtime for Pulp platforms☆49Updated last month
- ☆17Updated last year
- Home of the Advanced Interface Bus (AIB) specification.☆58Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- The specification for the FIRRTL language☆62Updated 3 weeks ago
- ☆71Updated last week
- A modeling library with virtual components for SystemC and TLM simulators☆177Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆114Updated 2 years ago
- Verilator open-source SystemVerilog simulator and lint system☆41Updated this week
- Structural Netlist API (and more) for EDA post synthesis flow development☆124Updated last week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆309Updated last week
- ☆33Updated last month