Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from https://github.com/shioyadan/Konata/releases
☆534Apr 8, 2024Updated 2 years ago
Alternatives and similar repositories for Konata
Users that are interested in Konata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,175Feb 21, 2026Updated 3 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆248Feb 24, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- ☆315Jan 23, 2026Updated 4 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,608May 21, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A Linux-capable RISC-V multicore for and by the world☆805Apr 24, 2026Updated last month
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆720May 2, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- Modeling Architectural Platform☆224May 22, 2026Updated last week
- ☆64Dec 4, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆223May 13, 2026Updated 2 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆365May 20, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆146Apr 23, 2026Updated last month
- SystemC/TLM-2.0 Co-simulation framework☆291May 21, 2025Updated last year
- gem5 configuration for intel's skylake micro-architecture☆54Jan 6, 2022Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,146Feb 11, 2026Updated 3 months ago
- ☆38Aug 31, 2024Updated last year
- Sail RISC-V model☆708Updated this week
- RISC-V Virtual Prototype☆188Dec 13, 2024Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆477Aug 3, 2024Updated last year
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- BaseJump STL: A Standard Template Library for SystemVerilog☆668May 11, 2026Updated 2 weeks ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆711Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Rocket Chip Generator☆3,778Apr 21, 2026Updated last month
- ☆201Dec 14, 2023Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆641Aug 13, 2024Updated last year
- ☆381Sep 12, 2025Updated 8 months ago
- Chisel: A Modern Hardware Design Language☆4,668Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015May 19, 2026Updated last week
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,115May 20, 2026Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆187Apr 4, 2026Updated last month
- Modern co-simulation framework for RISC-V CPUs☆175Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆910Updated this week