Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from https://github.com/shioyadan/Konata/releases
☆522Apr 8, 2024Updated last year
Alternatives and similar repositories for Konata
Users that are interested in Konata are comparing it to the libraries listed below
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,153Feb 21, 2026Updated 2 weeks ago
- A Linux-capable RISC-V multicore for and by the world☆771Feb 9, 2026Updated last month
- A simple superscalar out-of-order RISC-V microprocessor☆240Feb 24, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,090Feb 5, 2026Updated last month
- ☆309Jan 23, 2026Updated last month
- Modeling Architectural Platform☆221Updated this week
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆677Mar 1, 2026Updated last week
- The official repository for the gem5 computer-system architecture simulator.☆2,494Updated this week
- Random instruction generator for RISC-V processor verification☆1,259Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,837Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆273May 21, 2025Updated 9 months ago
- RISC-V Virtual Prototype☆187Dec 13, 2024Updated last year
- ☆64Dec 4, 2022Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated 2 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆343Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆451Aug 3, 2024Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆136Feb 25, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,048Feb 11, 2026Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆649Jan 19, 2026Updated last month
- Sail RISC-V model☆672Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Feb 26, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,001Feb 25, 2026Updated last week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated 2 weeks ago
- ☆197Dec 14, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- ☆652Updated this week
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- The OpenPiton Platform☆774Feb 25, 2026Updated last week
- A Fast, Low-Overhead On-chip Network☆271Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- ☆368Sep 12, 2025Updated 5 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- A GPU acceleration flow for RTL simulation with batch stimulus☆118Apr 1, 2024Updated last year
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year