Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from https://github.com/shioyadan/Konata/releases
☆539Apr 8, 2024Updated 2 years ago
Alternatives and similar repositories for Konata
Users that are interested in Konata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,181Feb 21, 2026Updated 3 months ago
- A simple superscalar out-of-order RISC-V microprocessor☆248Feb 24, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,181Mar 11, 2026Updated 3 months ago
- ☆319Jan 23, 2026Updated 4 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,658Jun 12, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Linux-capable RISC-V multicore for and by the world☆812Jun 5, 2026Updated last week
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆730Jun 4, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,313Apr 3, 2026Updated 2 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆242Nov 20, 2024Updated last year
- Modeling Architectural Platform☆226Updated this week
- ☆64Dec 4, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,969Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆230Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆374May 29, 2026Updated 3 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆148Apr 23, 2026Updated last month
- gem5 configuration for intel's skylake micro-architecture☆54Jan 6, 2022Updated 4 years ago
- SystemC/TLM-2.0 Co-simulation framework☆296May 21, 2025Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,166Feb 11, 2026Updated 4 months ago
- ☆38Aug 31, 2024Updated last year
- Sail RISC-V model☆720Updated this week
- RISC-V Virtual Prototype☆190Dec 13, 2024Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆481Aug 3, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- BaseJump STL: A Standard Template Library for SystemVerilog☆669May 11, 2026Updated last month
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆18Oct 9, 2021Updated 4 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆726Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Rocket Chip Generator☆3,795Jun 2, 2026Updated 2 weeks ago
- ☆201Dec 14, 2023Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆651Aug 13, 2024Updated last year
- ☆382Updated this week
- Chisel: A Modern Hardware Design Language☆4,687Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,020Updated this week
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,141Jun 9, 2026Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆68Jun 11, 2026Updated last week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆187Apr 4, 2026Updated 2 months ago
- Modern co-simulation framework for RISC-V CPUs☆178Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆918Updated this week