Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained HTML release.
☆589Nov 1, 2026Updated last week
Alternatives and similar repositories for Konata
Users that are interested in Konata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Updated this week
- A simple superscalar out-of-order RISC-V microprocessor☆259Feb 24, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,283Nov 2, 2026Updated last week
- The official repository for the gem5 computer-system architecture simulator.☆2,920Updated this week
- ☆328Jan 23, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆778Oct 26, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,377Oct 28, 2026Updated last week
- A Linux-capable RISC-V multicore for and by the world☆841Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆269Oct 31, 2026Updated last week
- Modeling Architectural Platform☆233Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,188Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆525Aug 3, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,305Oct 13, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆409Oct 23, 2026Updated 2 weeks ago
- ☆38Aug 31, 2024Updated 2 years ago
- ☆397Aug 19, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆159Nov 3, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆562Oct 16, 2026Updated 3 weeks ago
- Sail RISC-V model☆802Updated this week
- high-performance RTL simulator☆196Aug 4, 2026Updated 3 months ago
- SystemC/TLM-2.0 Co-simulation framework☆312Jun 26, 2026Updated 4 months ago
- Modern co-simulation framework for RISC-V CPUs☆193Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Rocket Chip Generator☆3,901Sep 13, 2026Updated last month
- RiVEC Bencmark Suite☆135Nov 27, 2024Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆306Updated this week
- RiscyOO: RISC-V Out-of-Order Processor☆173Jul 3, 2020Updated 6 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,061Nov 3, 2026Updated last week
- VeeR EH2 core☆284Oct 6, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,331Sep 18, 2021Updated 5 years ago
- Chisel: A Modern Hardware Design Language☆4,829Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- VeeR EH1 core☆974Jul 16, 2026Updated 3 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆971Oct 26, 2026Updated 2 weeks ago
- gem5 configuration for intel's skylake micro-architecture☆55Jan 6, 2022Updated 4 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆809Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 7 months ago
- Circuit IR Compilers and Tools☆2,270Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆683Aug 13, 2024Updated 2 years ago
Are these results useful?