Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained HTML release.
☆585Oct 14, 2026Updated this week
Alternatives and similar repositories for Konata
Users that are interested in Konata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,215Oct 3, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,261Oct 8, 2026Updated last week
- A simple superscalar out-of-order RISC-V microprocessor☆256Feb 24, 2025Updated last year
- The official repository for the gem5 computer-system architecture simulator.☆2,877Updated this week
- ☆328Jan 23, 2026Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Linux-capable RISC-V multicore for and by the world☆838Updated this week
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆772Sep 13, 2026Updated last month
- Random instruction generator for RISC-V processor verification☆1,368Sep 21, 2026Updated 3 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Modeling Architectural Platform☆231Oct 7, 2026Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆262Oct 9, 2026Updated last week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,162Updated this week
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆406Updated this week
- ☆65Dec 4, 2022Updated 3 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- SystemC/TLM-2.0 Co-simulation framework☆310Jun 26, 2026Updated 3 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,292Updated this week
- Sail RISC-V model☆781Updated this week
- ☆392Aug 19, 2026Updated 2 months ago
- Chisel RISC-V Vector 1.0 Implementation☆158Updated this week
- gem5 configuration for intel's skylake micro-architecture☆55Jan 6, 2022Updated 4 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆518Aug 3, 2024Updated 2 years ago
- ☆38Aug 31, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆204Dec 14, 2023Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆172Jul 3, 2020Updated 6 years ago
- RISC-V Virtual Prototype☆195Jul 21, 2026Updated 2 months ago
- Championship Branch Prediction 2025☆76May 19, 2025Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆303Sep 20, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,888Sep 13, 2026Updated last month
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆800Updated this week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 5 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,052Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆192Apr 4, 2026Updated 6 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆552Updated this week
- RISC-V Superscalar Educational Simulator based on Tomasulo's Algorithm☆36Nov 1, 2025Updated 11 months ago
- 32-bit Superscalar RISC-V CPU☆1,317Sep 18, 2021Updated 5 years ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,811Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆675Aug 13, 2024Updated 2 years ago