shioyadan / KonataView external linksLinks
Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from https://github.com/shioyadan/Konata/releases
☆517Apr 8, 2024Updated last year
Alternatives and similar repositories for Konata
Users that are interested in Konata are comparing it to the libraries listed below
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,149Dec 25, 2025Updated last month
- A Linux-capable RISC-V multicore for and by the world☆761Updated this week
- A simple superscalar out-of-order RISC-V microprocessor☆237Feb 24, 2025Updated 11 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- ☆306Jan 23, 2026Updated 3 weeks ago
- Modeling Architectural Platform☆219Feb 9, 2026Updated last week
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆669Feb 1, 2026Updated 2 weeks ago
- The official repository for the gem5 computer-system architecture simulator.☆2,460Feb 7, 2026Updated last week
- Random instruction generator for RISC-V processor verification☆1,252Oct 1, 2025Updated 4 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆268May 21, 2025Updated 8 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆337Jan 21, 2026Updated 3 weeks ago
- ☆64Dec 4, 2022Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆201Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆448Aug 3, 2024Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆133Oct 4, 2025Updated 4 months ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- RISC-V Virtual Prototype☆186Dec 13, 2024Updated last year
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- Sail RISC-V model☆667Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Jan 12, 2026Updated last month
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆993Feb 3, 2026Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆277Jan 10, 2026Updated last month
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- ☆194Dec 14, 2023Updated 2 years ago
- ☆650Updated this week
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆37Dec 23, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- ☆367Sep 12, 2025Updated 5 months ago
- A gdbstub for connecting GDB to a RISC-V Debug Module☆30Oct 7, 2024Updated last year
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Apr 1, 2024Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆209Feb 8, 2026Updated last week
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆680Aug 29, 2023Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,567Updated this week