Browser-based instruction pipeline visualizer for Onikiri2-Kanata and gem5 O3PipeView traces. Run it online or download a self-contained HTML release.
☆579Sep 26, 2026Updated this week
Alternatives and similar repositories for Konata
Users that are interested in Konata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,204Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,246Sep 11, 2026Updated 2 weeks ago
- A simple superscalar out-of-order RISC-V microprocessor☆255Feb 24, 2025Updated last year
- ☆326Jan 23, 2026Updated 8 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,838Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Linux-capable RISC-V multicore for and by the world☆835Updated this week
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆764Sep 13, 2026Updated 2 weeks ago
- Random instruction generator for RISC-V processor verification☆1,357Sep 21, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Modeling Architectural Platform☆229Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆254Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,131Updated this week
- ☆65Dec 4, 2022Updated 3 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆402Sep 7, 2026Updated 3 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Chisel RISC-V Vector 1.0 Implementation☆158Sep 3, 2026Updated 3 weeks ago
- gem5 configuration for intel's skylake micro-architecture☆55Jan 6, 2022Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆171Jul 3, 2020Updated 6 years ago
- SystemC/TLM-2.0 Co-simulation framework☆309Jun 26, 2026Updated 3 months ago
- ☆38Aug 31, 2024Updated 2 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,277Updated this week
- Sail RISC-V model☆775Updated this week
- RISC-V Virtual Prototype☆194Jul 21, 2026Updated 2 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆515Aug 3, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆393Aug 19, 2026Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆685Sep 22, 2026Updated last week
- Championship Branch Prediction 2025☆76May 19, 2025Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Rocket Chip Generator☆3,874Sep 13, 2026Updated 2 weeks ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆793Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆191Apr 4, 2026Updated 5 months ago
- RISC-V architecture concurrency model litmus tests☆112May 20, 2026Updated 4 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆203Dec 14, 2023Updated 2 years ago
- RiVEC Bencmark Suite☆133Nov 27, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆672Aug 13, 2024Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,043Updated this week
- Chisel: A Modern Hardware Design Language☆4,793Updated this week
- Spike, a RISC-V ISA Simulator☆3,238Updated this week
- Xiangshan deterministic workloads generator☆29Aug 29, 2026Updated 3 weeks ago