Alternatives and similar repositories for Konata

Users that are interested in Konata are comparing it to the libraries listed below

• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆298Updated 2 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆598Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆536Updated last week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆234Updated 11 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆734Updated last month
• ucb-bar / berkeley-hardfloat
  ☆350Updated last month
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆200Updated last year
• riscv-non-isa / riscv-arch-test
  ☆601Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆742Updated 3 weeks ago
• riscv-ovpsim / imperas-riscv-tests
  ☆189Updated last year
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆159Updated 3 years ago
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆467Updated 3 months ago
• sparcians / map
  Modeling Architectural Platform
  ☆211Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆612Updated 3 years ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆272Updated last month
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆720Updated 2 months ago
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆190Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆612Updated this week
• SpinalHDL / NaxRiscv
  ☆300Updated this week
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆311Updated last month
• poweihuang17 / Documentation_Spike
  Documentation for RISC-V Spike
  ☆106Updated 7 years ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆666Updated last month
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆869Updated this week
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆179Updated 7 years ago
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆363Updated 8 years ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆670Updated this week
• lowRISC / ariane
  Ariane is a 6-stage RISC-V CPU
  ☆151Updated 5 years ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆216Updated this week
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆256Updated 5 months ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆391Updated 4 months ago