Alternatives and similar repositories for Konata:

Users that are interested in Konata are comparing it to the libraries listed below

• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆460Updated last month
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆274Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆563Updated 7 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆222Updated 4 months ago
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆669Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆590Updated this week
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆597Updated 2 years ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆673Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆559Updated last week
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆409Updated last week
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆150Updated 2 years ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆186Updated 8 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆308Updated 3 months ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆506Updated this week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆249Updated 2 weeks ago
• RoaLogic / RV12
  RISC-V CPU Core
  ☆317Updated 9 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆601Updated 3 weeks ago
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆267Updated 3 weeks ago
• ucb-bar / berkeley-hardfloat
  ☆311Updated 6 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆815Updated last week
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆247Updated 4 months ago
• riscv-non-isa / riscv-arch-test
  ☆546Updated 2 weeks ago
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆862Updated last year
• riscv-ovpsim / imperas-riscv-tests
  ☆169Updated last year
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆697Updated this week
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆405Updated last week
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆707Updated 2 weeks ago
• SpinalHDL / NaxRiscv
  ☆279Updated last week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆268Updated this week
• CMU-SAFARI / ramulator2
  Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …
  ☆303Updated 3 months ago