Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from https://github.com/shioyadan/Konata/releases
☆524Apr 8, 2024Updated 2 years ago
Alternatives and similar repositories for Konata
Users that are interested in Konata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,166Feb 21, 2026Updated last month
- A simple superscalar out-of-order RISC-V microprocessor☆245Feb 24, 2025Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- ☆310Jan 23, 2026Updated 2 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,565Apr 8, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Linux-capable RISC-V multicore for and by the world☆794Apr 8, 2026Updated last week
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆697Apr 10, 2026Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆237Nov 20, 2024Updated last year
- Random instruction generator for RISC-V processor verification☆1,281Apr 3, 2026Updated 2 weeks ago
- Modeling Architectural Platform☆222Apr 10, 2026Updated last week
- ☆64Dec 4, 2022Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,886Apr 9, 2026Updated last week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆216Apr 3, 2026Updated 2 weeks ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆354Apr 8, 2026Updated last week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- RiscyOO: RISC-V Out-of-Order Processor☆171Jul 3, 2020Updated 5 years ago
- Chisel RISC-V Vector 1.0 Implementation☆143Apr 10, 2026Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆278May 21, 2025Updated 10 months ago
- gem5 configuration for intel's skylake micro-architecture☆54Jan 6, 2022Updated 4 years ago
- Sail RISC-V model☆691Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,106Feb 11, 2026Updated 2 months ago
- ☆39Aug 31, 2024Updated last year
- RISC-V Virtual Prototype☆186Dec 13, 2024Updated last year
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆461Aug 3, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- BaseJump STL: A Standard Template Library for SystemVerilog☆661Apr 7, 2026Updated last week
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- The RISC-V Architectural Certification Tests (ACTs) are a set of assembly language tests designed to certify that a design faithfully imp…☆670Updated this week
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆39Dec 23, 2021Updated 4 years ago
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- ☆200Dec 14, 2023Updated 2 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆632Aug 13, 2024Updated last year
- ☆369Sep 12, 2025Updated 7 months ago
- Chisel: A Modern Hardware Design Language☆4,633Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,007Mar 9, 2026Updated last month
- RiVEC Bencmark Suite☆132Nov 27, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,068Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆64Mar 13, 2026Updated last month
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184Apr 4, 2026Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆174Apr 11, 2026Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆886Apr 12, 2026Updated last week