Alternatives and similar repositories for Konata

Users that are interested in Konata are comparing it to the libraries listed below

• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆742Updated last month
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆300Updated 2 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆600Updated last year
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆747Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆542Updated last month
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆621Updated this week
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆470Updated this week
• riscv-non-isa / riscv-arch-test
  ☆609Updated this week
• ucb-bar / berkeley-hardfloat
  ☆355Updated 2 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆202Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆615Updated 3 years ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆235Updated last year
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆162Updated 3 years ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆274Updated last month
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆673Updated 3 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆673Updated 3 weeks ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆723Updated 2 months ago
• SpinalHDL / NaxRiscv
  ☆300Updated last week
• sparcians / map
  Modeling Architectural Platform
  ☆212Updated last week
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆364Updated 8 years ago
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆318Updated 2 months ago
• riscv-ovpsim / imperas-riscv-tests
  ☆189Updated last year
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆425Updated 2 months ago
• riscv-software-src / riscv-perf-model
  Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model
  ☆190Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆870Updated last week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆749Updated last year
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆883Updated this week
• RoaLogic / RV12
  RISC-V CPU Core
  ☆394Updated 4 months ago
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆179Updated 7 years ago
• toddmaustin / bringup-bench
  Bringup-Bench is a collection of standalone minimal library and system dependence benchmarks useful for bringing up newly designed CPUs, …
  ☆218Updated 3 weeks ago