Konata is an instruction pipeline visualizer for Onikiri2-Kanata/Gem5-O3PipeView formats. You can download the pre-built binaries from https://github.com/shioyadan/Konata/releases
☆549Apr 8, 2024Updated 2 years ago
Alternatives and similar repositories for Konata
Users that are interested in Konata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,186Jul 15, 2026Updated 2 weeks ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Jul 22, 2026Updated last week
- A simple superscalar out-of-order RISC-V microprocessor☆253Feb 24, 2025Updated last year
- ☆323Jan 23, 2026Updated 6 months ago
- The official repository for the gem5 computer-system architecture simulator.☆2,732Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Linux-capable RISC-V multicore for and by the world☆824Jul 13, 2026Updated 2 weeks ago
- ChampSim is an open-source trace based simulator maintained at Texas A&M University and through the support of the computer architecture …☆741Jul 1, 2026Updated 3 weeks ago
- Random instruction generator for RISC-V processor verification☆1,330Apr 3, 2026Updated 3 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆244Nov 20, 2024Updated last year
- Modeling Architectural Platform☆226Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆237Updated this week
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,038Updated this week
- ☆65Dec 4, 2022Updated 3 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆388Jul 14, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel RISC-V Vector 1.0 Implementation☆153Jul 14, 2026Updated 2 weeks ago
- gem5 configuration for intel's skylake micro-architecture☆55Jan 6, 2022Updated 4 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 6 years ago
- SystemC/TLM-2.0 Co-simulation framework☆300Jun 26, 2026Updated last month
- ☆38Aug 31, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation