Alternatives and similar repositories for Konata:

Users that are interested in Konata are comparing it to the libraries listed below

• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆591Updated 2 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆559Updated 6 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆271Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆454Updated this week
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆220Updated 2 months ago
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆395Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆570Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆656Updated this week
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆177Updated 7 months ago
• umd-memsys / DRAMsim3
  DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator
  ☆338Updated 6 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆666Updated 4 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆547Updated this week
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆335Updated 7 years ago
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆147Updated 2 years ago
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆241Updated 3 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆737Updated 5 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆801Updated last week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆243Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆489Updated this week
• sparcians / map
  Modeling Architectural Platform
  ☆176Updated 2 weeks ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆399Updated 2 weeks ago
• ucb-bar / berkeley-hardfloat
  ☆302Updated 5 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆588Updated 2 months ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆353Updated this week
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆471Updated last month
• CMU-SAFARI / ramulator2
  Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …
  ☆280Updated 2 months ago
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆381Updated 4 months ago
• riscv-non-isa / riscv-arch-test
  ☆537Updated this week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆845Updated last year
• SpinalHDL / NaxRiscv
  ☆275Updated this week