Alternatives and similar repositories for Konata:

Users that are interested in Konata are comparing it to the libraries listed below

• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆666Updated last week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆563Updated 7 months ago
• chipsalliance / dromajo
  RISC-V RV64GC emulator designed for RTL co-simulation
  ☆222Updated 3 months ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆459Updated last month
• bucaps / marss-riscv
  TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems
  ☆150Updated 2 years ago
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆594Updated 2 years ago
• riscv-non-isa / riscv-arch-test
  ☆543Updated this week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆583Updated last week
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆670Updated this week
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆273Updated last year
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆183Updated 8 months ago
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆405Updated this week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆558Updated this week
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆266Updated last week
• ucb-bar / berkeley-hardfloat
  ☆309Updated 6 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆598Updated 2 weeks ago
• sparcians / map
  Modeling Architectural Platform
  ☆179Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆502Updated this week
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆308Updated 3 months ago
• riscv / riscv-debug-spec
  Working Draft of the RISC-V Debug Specification Standard
  ☆477Updated 2 weeks ago
• riscv-ovpsim / imperas-riscv-tests
  ☆168Updated last year
• SpinalHDL / NaxRiscv
  ☆275Updated this week
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆308Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,074Updated last month
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆704Updated this week
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆624Updated last month
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆811Updated this week
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆246Updated last week
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆266Updated this week
• riscv / riscv-bitmanip
  Working draft of the proposed RISC-V Bitmanipulation extension
  ☆209Updated 11 months ago