vortexgpgpu / vortex_tutorialsLinks
☆183Updated last week
Alternatives and similar repositories for vortex_tutorials
Users that are interested in vortex_tutorials are comparing it to the libraries listed below
Sorting:
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆108Updated 2 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated 2 weeks ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- RiVEC Bencmark Suite☆123Updated 10 months ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 2 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- Modeling Architectural Platform☆206Updated this week
- ☆211Updated last year
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆411Updated last year
- A scalable High-Level Synthesis framework on MLIR☆278Updated last year
- RISC-V SystemC-TLM simulator☆325Updated 9 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- ☆103Updated last week
- Fast and accurate DRAM power and energy estimation tool☆178Updated this week
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆248Updated 3 years ago
- Unit tests generator for RVV 1.0☆92Updated last week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆233Updated 8 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated 3 weeks ago
- Pure digital components of a UCIe controller☆71Updated 3 weeks ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆197Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week