vortexgpgpu / vortex_tutorialsLinks
☆192Updated last week
Alternatives and similar repositories for vortex_tutorials
Users that are interested in vortex_tutorials are comparing it to the libraries listed below
Sorting:
- GPGPU supporting RISCV-V, developed with verilog HDL☆118Updated 8 months ago
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- RiVEC Bencmark Suite☆122Updated 11 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- ☆220Updated last year
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 3 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆387Updated last week
- Unit tests generator for RVV 1.0☆92Updated last month
- Modeling Architectural Platform☆211Updated last week
- ☆106Updated this week
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- RISC-V SystemC-TLM simulator☆327Updated 10 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆190Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆415Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- PyTorch model to RTL flow for low latency inference☆130Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆201Updated 5 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆201Updated 5 years ago
- Fast and accurate DRAM power and energy estimation tool☆179Updated 3 weeks ago