schoeberl / chisel-labLinks
Lab exercises for Chisel in the digital electronics 2 course at DTU
☆205Updated last month
Alternatives and similar repositories for chisel-lab
Users that are interested in chisel-lab are comparing it to the libraries listed below
Sorting:
- Chisel examples and code snippets☆255Updated 3 years ago
- ☆176Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆207Updated 2 months ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Updated 11 months ago
- ☆86Updated 3 months ago
- ☆67Updated 5 months ago
- Collect some IC textbooks for learning.☆150Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆135Updated 2 years ago
- A dynamic verification library for Chisel.☆154Updated 8 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆334Updated 10 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆295Updated 7 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- ☆74Updated 3 months ago
- Run rocket-chip on FPGA☆70Updated 8 months ago
- Vector processor for RISC-V vector ISA☆122Updated 4 years ago
- A Fast, Low-Overhead On-chip Network☆216Updated last week
- ☆43Updated 3 years ago
- ☆93Updated this week
- Verilog Configurable Cache☆180Updated 8 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆448Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆132Updated 5 years ago
- Various caches written in Verilog-HDL☆125Updated 10 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆586Updated 11 months ago