schoeberl / chisel-labLinks
Lab exercises for Chisel in the digital electronics 2 course at DTU
☆206Updated 2 months ago
Alternatives and similar repositories for chisel-lab
Users that are interested in chisel-lab are comparing it to the libraries listed below
Sorting:
- Chisel examples and code snippets☆257Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated this week
- ☆184Updated last month
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- ☆86Updated last week
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- ☆78Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆67Updated 6 months ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆300Updated 7 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Updated last year
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Collect some IC textbooks for learning.☆155Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- Run rocket-chip on FPGA☆70Updated 9 months ago
- ☆42Updated 3 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- Verilog Configurable Cache☆181Updated 8 months ago
- ☆66Updated last year
- Chisel Learning Journey☆109Updated 2 years ago
- ☆336Updated 11 months ago