schoeberl / chisel-labLinks
Lab exercises for Chisel in the digital electronics 2 course at DTU
☆210Updated 3 months ago
Alternatives and similar repositories for chisel-lab
Users that are interested in chisel-lab are comparing it to the libraries listed below
Sorting:
- Chisel examples and code snippets☆259Updated 3 years ago
- ☆87Updated 2 weeks ago
- ☆83Updated 5 months ago
- ☆195Updated 3 months ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- ☆103Updated last week
- Wrapper for Rocket-Chip on FPGAs☆137Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆157Updated this week
- Collect some IC textbooks for learning.☆165Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.☆306Updated 7 years ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- ☆67Updated 7 months ago
- ☆347Updated 3 weeks ago
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆306Updated last week
- ☆44Updated 3 years ago
- ☆67Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Run rocket-chip on FPGA☆76Updated 2 weeks ago
- Pick your favorite language to verify your chip.☆70Updated last week
- A dynamic verification library for Chisel.☆155Updated 10 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 5 years ago
- Various caches written in Verilog-HDL☆126Updated 10 years ago