Lab exercises for Chisel in the digital electronics 2 course at DTU
☆229Feb 19, 2026Updated last month
Alternatives and similar repositories for chisel-lab
Users that are interested in chisel-lab are comparing it to the libraries listed below
Sorting:
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- An almost empty chisel project as a starting point for hardware design☆35Jan 27, 2025Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,121Sep 10, 2024Updated last year
- A template project for beginning new Chisel work☆694Feb 24, 2026Updated 3 weeks ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- ☆24Oct 24, 2022Updated 3 years ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 2 months ago
- A teaching-focused RISC-V CPU design used at UC Davis☆155Feb 5, 2023Updated 3 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- Lipsi: Probably the Smallest Processor in the World☆88Apr 15, 2024Updated last year
- Chisel Cheatsheet☆35Apr 13, 2023Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- chisel tutorial exercises and answers☆748Jan 6, 2022Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 6 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,183Updated this week
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 2 years ago
- Yet another toy CPU.☆92Dec 10, 2023Updated 2 years ago
- ☆66Aug 5, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,611Updated this week
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 2 months ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Lab Material for CAE☆44Jan 6, 2026Updated 2 months ago
- ☆13May 8, 2025Updated 10 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- ☆88Updated this week
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 4 months ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- An implementation of RISC-V☆50Dec 11, 2025Updated 3 months ago
- ☆29Jun 19, 2025Updated 9 months ago
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago