A teaching-focused RISC-V CPU design used at UC Davis
☆157Feb 5, 2023Updated 3 years ago
Alternatives and similar repositories for dinocpu
Users that are interested in dinocpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simple RISC-V 3-stage Pipeline in Chisel☆620Aug 9, 2024Updated 2 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆18Feb 20, 2020Updated 6 years ago
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Chisel examples and code snippets☆287Aug 1, 2022Updated 4 years ago
- An example of on-boarding a PIO block in with duh and wake☆12Nov 18, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Digital Design with Chisel☆940Oct 5, 2026Updated last week
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆20Jul 4, 2025Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆110Sep 14, 2026Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- high-performance RTL simulator☆196Aug 4, 2026Updated 2 months ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,165Sep 21, 2026Updated 3 weeks ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆238Jul 3, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 10 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆130Nov 10, 2025Updated 11 months ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆172Jul 3, 2020Updated 6 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,261Updated this week
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆17Aug 24, 2024Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆73Sep 17, 2026Updated 3 weeks ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Aug 24, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- (System)Verilog to Chisel translator☆123May 20, 2022Updated 4 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆63Oct 27, 2024Updated last year
- ☆27Sep 3, 2020Updated 6 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,214Oct 3, 2026Updated last week
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 11 months ago
- Fluid Pipelines☆11May 4, 2018Updated 8 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆18Apr 4, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The home of the Chisel3 website☆21May 24, 2024Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆93Jul 29, 2019Updated 7 years ago
- Flat Shade Society - Solskogen 2019 invite☆10Oct 2, 2019Updated 7 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago