jlpteaching / dinocpuLinks
A teaching-focused RISC-V CPU design used at UC Davis
☆151Updated 2 years ago
Alternatives and similar repositories for dinocpu
Users that are interested in dinocpu are comparing it to the libraries listed below
Sorting:
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel Learning Journey☆110Updated 2 years ago
- RISC-V Torture Test☆200Updated last year
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆159Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆108Updated 5 months ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Chisel examples and code snippets☆259Updated 3 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- ☆190Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- Modern co-simulation framework for RISC-V CPUs☆158Updated last week
- Documentation for RISC-V Spike☆106Updated 7 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- A Tiny Processor Core☆113Updated 3 months ago
- high-performance RTL simulator☆178Updated last year
- Ariane is a 6-stage RISC-V CPU☆149Updated 5 years ago
- RISC-V Packed SIMD Extension☆152Updated last year
- ☆89Updated last month
- RiVEC Bencmark Suite☆123Updated 10 months ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- Bluespec BSV HLHDL tutorial☆110Updated 9 years ago
- A dynamic verification library for Chisel.☆156Updated 11 months ago
- Instruction Set Generator initially contributed by Futurewei☆295Updated 2 years ago
- Modeling Architectural Platform☆210Updated last week
- Provides dot visualizations of chisel/firrtl circuits☆122Updated 2 years ago
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year