A teaching-focused RISC-V CPU design used at UC Davis
☆155Feb 5, 2023Updated 3 years ago
Alternatives and similar repositories for dinocpu
Users that are interested in dinocpu are comparing it to the libraries listed below
Sorting:
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- A multi-threaded microprocessor interleaving as minimum three threads, which is pin-to-pin compatible with pulpino riscy cores☆19Jul 4, 2025Updated 8 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year
- educational microarchitectures for risc-v isa☆741Sep 1, 2025Updated 6 months ago
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- Digital Design with Chisel☆899Feb 26, 2026Updated last week
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- RISCV implementation in Verilog (RV32I spec)☆18Nov 5, 2025Updated 4 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month
- Source for the PlayStation 2 demo "4 Edges" by The Black Lotus☆11Jul 23, 2016Updated 9 years ago
- Xbox demo from 2003☆12Oct 1, 2013Updated 12 years ago
- Flat Shade Society - Solskogen 2019 invite☆10Oct 2, 2019Updated 6 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆120Nov 10, 2025Updated 3 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆228Feb 19, 2026Updated 2 weeks ago
- ☆26Sep 3, 2020Updated 5 years ago
- "Okiedokie" by Soopadoopa☆15Aug 22, 2020Updated 5 years ago
- ☆16Jan 12, 2021Updated 5 years ago
- high-performance RTL simulator☆186Jun 19, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Aug 30, 2023Updated 2 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- ☆13Jan 4, 2019Updated 7 years ago
- RSD: RISC-V Out-of-Order Superscalar Processor☆1,152Feb 21, 2026Updated last week
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Simulator of a memory controller to connect DRAMSim and FlashDIMMSim into one unified memory☆17Apr 4, 2024Updated last year
- App to find restaurants around and write reviews☆16Feb 12, 2019Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- A repository that implements Tywaves: enabling a type-based waveform debugging for Chisel and Tydi-Chisel. Mapping from Chisel level code…☆58Oct 27, 2024Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- The winning Assembly Summer 2015 4k intro by Prismbeings.☆22Jun 29, 2016Updated 9 years ago