jlpteaching / dinocpu
A teaching-focused RISC-V CPU design used at UC Davis
☆146Updated 2 years ago
Alternatives and similar repositories for dinocpu:
Users that are interested in dinocpu are comparing it to the libraries listed below
- RiscyOO: RISC-V Out-of-Order Processor☆155Updated 4 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆88Updated last year
- RISC-V Torture Test☆186Updated 8 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆223Updated 4 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆172Updated 8 months ago
- Chisel Learning Journey☆108Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Chisel examples and code snippets☆248Updated 2 years ago
- TinyEMU based full system cycle-level micro-architectural research simulator for single-core RISC-V systems☆150Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆129Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆231Updated 7 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆150Updated last year
- Instruction Set Generator initially contributed by Futurewei☆274Updated last year
- Comment on the rocket-chip source code☆177Updated 6 years ago
- ☆169Updated last year
- Ariane is a 6-stage RISC-V CPU☆133Updated 5 years ago
- A dynamic verification library for Chisel.☆147Updated 4 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆102Updated 9 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆191Updated 2 weeks ago
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- RISC-V Formal Verification Framework☆129Updated 2 weeks ago
- ☆279Updated 2 weeks ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆157Updated 2 months ago
- Provides dot visualizations of chisel/firrtl circuits☆118Updated last year
- ☆310Updated 6 months ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆79Updated 3 months ago
- A Tiny Processor Core☆107Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆140Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆189Updated 2 weeks ago
- Provides various testers for chisel users☆100Updated 2 years ago