efabless / ravennaLinks
32-bit RISC-V microcontroller
☆12Updated 4 years ago
Alternatives and similar repositories for ravenna
Users that are interested in ravenna are comparing it to the libraries listed below
Sorting:
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 10 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 5 years ago
- ☆17Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Zero to ASIC group submission for MPW2☆13Updated 8 months ago
- ☆38Updated last year
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- ☆15Updated 4 years ago
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆21Updated last month
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆63Updated 3 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 8 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 5 years ago
- 1G eth UDP / IP Stack☆10Updated 11 years ago
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆16Updated 8 months ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆13Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆30Updated 5 months ago
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Extended and external tests for Verilator testing☆17Updated last week
- Time to Digital Converter (TDC)☆36Updated 4 years ago
- ☆30Updated 4 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- Completed LDO Design for Skywaters 130nm☆18Updated 2 years ago
- ☆19Updated last year