efabless / ravennaLinks
32-bit RISC-V microcontroller
☆10Updated 3 years ago
Alternatives and similar repositories for ravenna
Users that are interested in ravenna are comparing it to the libraries listed below
Sorting:
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆18Updated 4 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- LibreSilicon's Standard Cell Library Generator☆19Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 3 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated 2 weeks ago
- ☆35Updated 8 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated 3 weeks ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆15Updated 4 years ago
- 7 track standard cells for GF180MCU provided by GlobalFoundries.☆26Updated 2 years ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆52Updated 3 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆17Updated 8 months ago
- ☆37Updated 3 years ago
- ☆20Updated 4 years ago
- BAG framework☆41Updated 11 months ago
- SAR ADC on tiny tapeout☆42Updated 5 months ago
- Extended and external tests for Verilator testing☆16Updated this week
- Benchmarks for Yosys development☆24Updated 5 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆44Updated last month
- Tool to fetch and parse data about Efabless MPW projects☆15Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- ☆30Updated 4 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated 3 months ago