efabless / ravennaLinks
32-bit RISC-V microcontroller
☆9Updated 3 years ago
Alternatives and similar repositories for ravenna
Users that are interested in ravenna are comparing it to the libraries listed below
Sorting:
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆14Updated 4 years ago
- KLayout technology files for ASAP7 FinFET educational process☆20Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 5 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- The 64 bit OpenPOWER Microwatt core, MPW1 tape out☆17Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Small footprint and configurable Inter-Chip communication cores☆59Updated 3 weeks ago
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆22Updated last week
- ☆30Updated 4 years ago
- SAR ADC on tiny tapeout☆42Updated 4 months ago
- ☆35Updated 7 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 5 months ago
- ☆16Updated 7 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- 1G eth UDP / IP Stack☆9Updated 10 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 2 months ago
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- ☆33Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago