efabless / ravenna
32-bit RISC-V microcontroller
☆9Updated 3 years ago
Alternatives and similar repositories for ravenna
Users that are interested in ravenna are comparing it to the libraries listed below
Sorting:
- LibreSilicon's Standard Cell Library Generator☆18Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- ☆16Updated 6 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated last month
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 4 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆47Updated last month
- Source-Opened RISCV for Crypto☆16Updated 3 years ago
- SAR ADC on tiny tapeout☆38Updated 3 months ago
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆17Updated 4 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆13Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Qucs-Help documentation☆11Updated 6 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 3 years ago
- Open Analog Design Environment☆23Updated last year
- ☆10Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- Adder in VHDL to test the digital flow using ghdl and GTKwave (front-end) and openlane (back-end). Translated from the original https://g…☆11Updated 3 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 3 months ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆20Updated 3 years ago
- CMake based hardware build system☆19Updated this week
- Benchmarks for Yosys development☆24Updated 5 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 4 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago