efabless / ravenna
32-bit RISC-V microcontroller
☆9Updated 3 years ago
Alternatives and similar repositories for ravenna:
Users that are interested in ravenna are comparing it to the libraries listed below
- LibreSilicon's Standard Cell Library Generator☆18Updated 10 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated 2 months ago
- ☆15Updated 3 months ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- ☆30Updated 4 years ago
- ☆10Updated 4 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆12Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆11Updated 4 years ago
- Simplify VLSI (timing, power, noise, correlation, reliability) modeling and analysis with Characterization Description Format☆12Updated 5 years ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆12Updated 4 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- Open Analog Design Environment☆22Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- ☆33Updated 3 months ago
- Benchmarks for Yosys development☆23Updated 5 years ago
- SAR ADC on tiny tapeout☆39Updated last month
- Ubuntu scripts that are used for setting up your machine for Sky130 designs.☆17Updated 3 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆19Updated 3 years ago
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆3Updated 3 months ago
- cryptography ip-cores in vhdl / verilog☆40Updated 4 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆35Updated 4 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Qucs-Help documentation☆11Updated 6 years ago
- A padring generator for ASICs☆25Updated last year
- ☆36Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 6 years ago
- Source-Opened RISCV for Crypto☆15Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆47Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago