Quad cluster of RISC-V cores with peripherals and local memory
☆24Feb 3, 2022Updated 4 years ago
Alternatives and similar repositories for clusterv-soc
Users that are interested in clusterv-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Completed LDO Design for Skywaters 130nm☆19Feb 16, 2023Updated 3 years ago
- ☆14Nov 11, 2015Updated 10 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆291Jul 28, 2020Updated 5 years ago
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 3 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆22Sep 26, 2025Updated 7 months ago
- Voice Activity Detector based on MFCC features and DNN model☆29Jul 3, 2023Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 11 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated 11 months ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆13Aug 21, 2023Updated 2 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆391Feb 26, 2025Updated last year
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- ☆13Apr 12, 2023Updated 3 years ago
- Verification IP for UART protocol☆24Aug 3, 2020Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- ☆35Jun 9, 2022Updated 3 years ago
- ORB SLAM 2 + FPGA for Raspberry Pi 4.☆16Jan 11, 2026Updated 3 months ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- WISHBONE SD Card Controller IP Core☆132Sep 17, 2022Updated 3 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆22May 6, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆16Dec 16, 2021Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆15Oct 16, 2021Updated 4 years ago
- ☆21Jun 17, 2014Updated 11 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆24Apr 4, 2024Updated 2 years ago
- Design and UVM-TB of RISC -V Microprocessor☆36Jun 27, 2024Updated last year
- Sample UVM code for axi ram dut☆39Dec 14, 2021Updated 4 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆245Jul 16, 2023Updated 2 years ago
- simple RISC-V 64bit emulator, which can boot linux kernel.☆12Oct 16, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- lists of most popular repositories for most favoured programming languages (according to StackOverflow)☆81Oct 9, 2020Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 12 years ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37May 1, 2026Updated last week
- ☆155Oct 6, 2023Updated 2 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆198Jul 23, 2018Updated 7 years ago