Quad cluster of RISC-V cores with peripherals and local memory
☆24Feb 3, 2022Updated 4 years ago
Alternatives and similar repositories for clusterv-soc
Users that are interested in clusterv-soc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆297Jul 28, 2020Updated 6 years ago
- Rewrite XuanTieC910 with chisel3☆12Jul 1, 2022Updated 4 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆19Jul 29, 2014Updated 12 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆88Mar 8, 2021Updated 5 years ago
- Motion Estimation implementation by using Verilog HDL☆13Jun 17, 2024Updated 2 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- ☆42Jun 9, 2022Updated 4 years ago
- ☆13Apr 12, 2023Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆40Mar 6, 2017Updated 9 years ago
- Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.☆407Feb 26, 2025Updated last year
- ☆22Sep 26, 2025Updated 11 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog cache implementation of 4-way FIFO 16k Cache☆21Dec 8, 2012Updated 13 years ago
- ORB SLAM 2 + FPGA for Raspberry Pi 4.☆17Jan 11, 2026Updated 7 months ago
- Voice Activity Detector based on MFCC features and DNN model☆32Jul 3, 2023Updated 3 years ago
- [FPL'24] This repository contains the source code for the paper “Revealing Untapped DSP Optimization Potentials for FPGA-based Systolic M…☆23May 6, 2024Updated 2 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- This project produces a clean GDSII Layout with all its details that are used to print photomasks used in the fabrication of a behavioral…☆18Oct 16, 2021Updated 4 years ago
- ☆24Jun 17, 2014Updated 12 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Feb 13, 2020Updated 6 years ago
- Sample UVM code for axi ram dut☆40Dec 14, 2021Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆246Jul 16, 2023Updated 3 years ago
- Verification IP for UART protocol☆26Aug 3, 2020Updated 6 years ago
- A tool for those who want to use Vivado's batch mode more easily☆17Dec 16, 2019Updated 6 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆203Jul 23, 2018Updated 8 years ago
- ☆21Jun 2, 2017Updated 9 years ago
- UVM APB VIP, part of AMBA3&AMBA4 feature supported☆36Aug 24, 2020Updated 6 years ago
- ☆157Oct 6, 2023Updated 2 years ago
- tpu-systolic-array-weight-stationary☆25May 7, 2021Updated 5 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆37Mar 13, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- simple RISC-V 64bit emulator, which can boot linux kernel.☆12Oct 16, 2023Updated 2 years ago
- SOC system using verilog on FPGA devices.☆10Jan 11, 2016Updated 10 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- RV32I Single Cycle Processor (CPU)☆12Nov 14, 2021Updated 4 years ago
- [TVLSI'23] This repository contains the source code for the paper "FireFly: A High-Throughput Hardware Accelerator for Spiking Neural Net…☆25Aug 13, 2026Updated 3 weeks ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago