mballance / clusterv-soc
Quad cluster of RISC-V cores with peripherals and local memory
☆24Updated 3 years ago
Alternatives and similar repositories for clusterv-soc:
Users that are interested in clusterv-soc are comparing it to the libraries listed below
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆55Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- verification of simple axi-based cache☆18Updated 5 years ago
- ☆50Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Base on Synopsys platform using VCS,DC,ICC,PT.☆11Updated 3 years ago
- [UNRELEASED] FP div/sqrt unit for transprecision☆19Updated last year
- SoC Based on ARM Cortex-M3☆30Updated 3 weeks ago
- ☆31Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆47Updated 3 months ago
- 128KB AXI cache (32-bit in, 256-bit out)☆48Updated 3 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆19Updated 7 years ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- AXI Interconnect☆47Updated 3 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 12 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.☆34Updated 10 months ago
- ☆19Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆34Updated 2 years ago
- zqh_riscv is an open source SOC system based on riscv core and tilelink NOC bus. coding with PHGL language(python DSL language). this pro…☆37Updated 3 years ago
- YSYX RISC-V Project NJU Study Group☆16Updated 3 months ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- This is the repository for the IEEE version of the book☆58Updated 4 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆15Updated 3 years ago
- DOULOS Easier UVM Code Generator☆33Updated 7 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆18Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago