WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
☆245Mar 4, 2026Updated 2 months ago
Alternatives and similar repositories for warp-v
Users that are interested in warp-v are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆26Feb 15, 2025Updated last year
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆215Apr 25, 2026Updated last month
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆98Apr 25, 2026Updated last month
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An overview of TL-Verilog resources and projects☆87Apr 25, 2026Updated last month
- SERV - The SErial RISC-V CPU☆1,801Feb 19, 2026Updated 3 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- VeeR EH1 core☆945May 29, 2023Updated 3 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆85Oct 28, 2023Updated 2 years ago
- The OpenPiton Platform☆791Feb 25, 2026Updated 3 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Formal Verification Framework☆631Apr 6, 2022Updated 4 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,793Mar 25, 2026Updated 2 months ago
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 4 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆12Jan 14, 2026Updated 4 months ago
- Modular hardware build system☆1,160Updated this week
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- RISC-V CPU Core☆432Jun 24, 2025Updated 11 months ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,947Updated this week
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆16Oct 6, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 6 years ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆338Jan 23, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,417May 10, 2026Updated 2 weeks ago
- A 32-bit Microcontroller featuring a RISC-V core☆162Feb 28, 2018Updated 8 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆241Nov 20, 2024Updated last year
- PicoRV☆44Feb 19, 2020Updated 6 years ago
- VRoom! RISC-V CPU☆520Sep 2, 2024Updated last year
- A list of resources related to the open-source FPGA projects☆456Nov 26, 2022Updated 3 years ago
- ☆20Apr 25, 2026Updated last month
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-source FPGA IP Generator☆1,104Updated this week
- OpenFPGA☆34Mar 12, 2018Updated 8 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆523May 6, 2026Updated 3 weeks ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,883May 7, 2026Updated 3 weeks ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆981Nov 15, 2024Updated last year
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆152Mar 17, 2023Updated 3 years ago
- nextpnr portable FPGA place and route tool☆1,671May 21, 2026Updated last week