stevehoover / warp-vView external linksLinks
WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
☆244May 22, 2025Updated 8 months ago
Alternatives and similar repositories for warp-v
Users that are interested in warp-v are comparing it to the libraries listed below
Sorting:
- ☆27Feb 15, 2025Updated last year
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆208Sep 23, 2025Updated 4 months ago
- Cornell CSL's Modular RISC-V RV64IM Out-of-Order Processor Built with PyMTL☆91Jul 29, 2019Updated 6 years ago
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆97Mar 6, 2025Updated 11 months ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 7 months ago
- A 32-bit RISC-V soft processor☆320Jan 26, 2026Updated 2 weeks ago
- The OpenPiton Platform☆769Sep 24, 2025Updated 4 months ago
- RISC-V Formal Verification Framework☆624Apr 6, 2022Updated 3 years ago
- CDL Hardware implementations; BBC microcomputer, RISC-V (numerous), frame buffers, JTAG, etc☆17Feb 20, 2020Updated 5 years ago
- VeeR EH1 core☆923May 29, 2023Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆170Jul 3, 2020Updated 5 years ago
- An Extended Version of the T0x multithreaded cores, with a custom general purpose parametrized SIMD/MIMD vector coprocessor and support …☆50Aug 24, 2024Updated last year
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆962Nov 15, 2024Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,707Sep 15, 2025Updated 5 months ago
- A 32-bit Microcontroller featuring a RISC-V core☆160Feb 28, 2018Updated 7 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,797Updated this week
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Package manager and build abstraction tool for FPGA/ASIC development☆1,387Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆238Nov 20, 2024Updated last year
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Jan 6, 2022Updated 4 years ago
- RISC-V CPU Core☆405Jun 24, 2025Updated 7 months ago
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,764Feb 7, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- An overview of TL-Verilog resources and projects☆82Updated this week
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 3 years ago
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆147Mar 17, 2023Updated 2 years ago
- An Open-source FPGA IP Generator☆1,047Feb 8, 2026Updated last week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,008Dec 15, 2025Updated 2 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆92Jul 3, 2019Updated 6 years ago
- Modular hardware build system☆1,128Updated this week
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,489Jan 7, 2026Updated last month
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- CoreIR Symbolic Analyzer☆74Oct 27, 2020Updated 5 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,183May 26, 2025Updated 8 months ago
- PicoRV☆43Feb 19, 2020Updated 5 years ago
- A fault tolerant version of the T03x core, using triple redundancy approach to ensure fault tolrance☆16Aug 24, 2024Updated last year