stevehoover / warp-vLinks
WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
☆236Updated last week
Alternatives and similar repositories for warp-v
Users that are interested in warp-v are comparing it to the libraries listed below
Sorting:
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- VeeR EL2 Core☆278Updated 2 weeks ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- RISC-V CPU Core☆327Updated 11 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆214Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- ☆238Updated 2 years ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆368Updated last year
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Basic RISC-V CPU implementation in VHDL.☆165Updated 4 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- ☆288Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆174Updated 3 weeks ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆324Updated 3 years ago
- A simple RISC-V processor for use in FPGA designs.☆274Updated 9 months ago
- RiscyOO: RISC-V Out-of-Order Processor☆156Updated 4 years ago
- RISC-V Processor Trace Specification☆182Updated 2 weeks ago
- Ariane is a 6-stage RISC-V CPU☆137Updated 5 years ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆288Updated this week
- magma circuits☆261Updated 7 months ago
- Small footprint and configurable DRAM core☆414Updated last week
- RISC-V microcontroller IP core developed in Verilog☆173Updated last month
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆146Updated 7 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week