stevehoover / warp-vLinks
WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.
☆240Updated 3 months ago
Alternatives and similar repositories for warp-v
Users that are interested in warp-v are comparing it to the libraries listed below
Sorting:
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆327Updated 3 years ago
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆293Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 9 months ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆230Updated 9 months ago
- RISC-V CPU Core☆372Updated 2 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆270Updated 4 months ago
- RISC-V CPU, simple 5-stage in-order pipeline, for low-end applications needing MMUs and some performance☆374Updated last year
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- Basic RISC-V CPU implementation in VHDL.☆169Updated 4 years ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 3 months ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- A simple RISC-V processor for use in FPGA designs.☆279Updated last year
- RISC-V microcontroller IP core developed in Verilog☆178Updated 4 months ago
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- ☆244Updated 2 years ago
- VeeR EL2 Core☆296Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 3 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆323Updated 8 months ago
- Western Digital’s Open Source RISC-V SweRV Instruction Set Simulator☆203Updated 4 years ago
- Small footprint and configurable DRAM core☆434Updated 2 months ago
- ☆295Updated 3 weeks ago
- CORE-V Family of RISC-V Cores☆289Updated 6 months ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- FuseSoC standard core library☆147Updated 3 months ago
- A 256-RISC-V-core system with low-latency access into shared L1 memory.☆304Updated 2 weeks ago
- 😎 A curated list of awesome RISC-V implementations☆138Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆161Updated 5 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆176Updated last week