adki / gen_amba_2021Links
AMBA bus generator including AXI4, AXI3, AHB, and APB
☆211Updated 2 years ago
Alternatives and similar repositories for gen_amba_2021
Users that are interested in gen_amba_2021 are comparing it to the libraries listed below
Sorting:
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆175Updated 7 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- AMBA AXI VIP☆413Updated last year
- uvm AXI BFM(bus functional model)☆251Updated 12 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆122Updated 7 years ago
- AXI总线连接器☆102Updated 5 years ago
- Reference examples and short projects using UVM Methodology☆277Updated 3 years ago
- Awesome ASIC design verification☆316Updated 3 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆144Updated 7 years ago
- UVM AHB VIP☆86Updated 8 months ago
- VIP for AXI Protocol☆142Updated 3 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 7 months ago
- UVM examples and projects☆141Updated last month
- Novel GUI Based UVM Testbench Template Builder☆140Updated 4 years ago
- AMBA bus lecture material☆454Updated 5 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆102Updated last year
- Source code repo for UVM Tutorial for Candy Lovers☆193Updated 8 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆104Updated 7 years ago
- ☆72Updated 4 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- ☆67Updated 9 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆138Updated last year
- Some useful documents of Synopsys☆77Updated 3 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆107Updated 11 years ago
- ahb scram controller, design and verification☆27Updated 7 years ago