adki / gen_amba_2021Links
AMBA bus generator including AXI4, AXI3, AHB, and APB
☆214Updated 2 years ago
Alternatives and similar repositories for gen_amba_2021
Users that are interested in gen_amba_2021 are comparing it to the libraries listed below
Sorting:
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆176Updated 7 years ago
- uvm AXI BFM(bus functional model)☆256Updated 12 years ago
- AMBA AXI VIP☆416Updated last year
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆123Updated 7 years ago
- This is the main repository for all the examples for the book Practical UVM☆201Updated 4 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆130Updated 4 years ago
- Awesome ASIC design verification☆320Updated 3 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆152Updated 5 years ago
- VIP for AXI Protocol☆146Updated 3 years ago
- Reference examples and short projects using UVM Methodology☆278Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆141Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆147Updated 7 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆106Updated 7 months ago
- UVM examples and projects☆142Updated last month
- AXI总线连接器☆103Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- AMBA bus lecture material☆460Updated 5 years ago
- UVM AHB VIP☆86Updated 9 months ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆105Updated 7 years ago
- This is for uvm_tb_gen☆35Updated 6 months ago
- AXI interface modules for Cocotb☆276Updated last year
- ☆68Updated 9 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆197Updated 8 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆367Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆104Updated last year
- ☆72Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆109Updated 11 years ago
- Yet Another Simulation Architecture☆73Updated 4 years ago