adki / gen_amba_2021Links
AMBA bus generator including AXI4, AXI3, AHB, and APB
☆224Updated 2 years ago
Alternatives and similar repositories for gen_amba_2021
Users that are interested in gen_amba_2021 are comparing it to the libraries listed below
Sorting:
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆182Updated 7 years ago
- AMBA AXI VIP☆426Updated last year
- uvm AXI BFM(bus functional model)☆261Updated 12 years ago
- This is the main repository for all the examples for the book Practical UVM☆204Updated 5 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆155Updated 5 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆132Updated 4 years ago
- AXI总线连接器☆104Updated 5 years ago
- Awesome ASIC design verification☆329Updated 3 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆128Updated 7 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆149Updated 7 years ago
- VIP for AXI Protocol☆155Updated 3 years ago
- Novel GUI Based UVM Testbench Template Builder☆144Updated 4 years ago
- UVM examples and projects☆146Updated 3 months ago
- UVM AHB VIP☆87Updated last month
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆108Updated 9 months ago
- Reference examples and short projects using UVM Methodology☆282Updated 3 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆108Updated 7 years ago
- AMBA bus lecture material☆471Updated 5 years ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆387Updated last month
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- Source code repo for UVM Tutorial for Candy Lovers☆201Updated 8 years ago
- This is for uvm_tb_gen☆42Updated 8 months ago
- ☆74Updated 4 years ago
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆142Updated last year
- Some useful documents of Synopsys☆88Updated 3 years ago
- ☆69Updated 9 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago