AMBA bus generator including AXI4, AXI3, AHB, and APB
☆238Jul 16, 2023Updated 2 years ago
Alternatives and similar repositories for gen_amba_2021
Users that are interested in gen_amba_2021 are comparing it to the libraries listed below
Sorting:
- AMBA bus generator including AXI, AHB, and APB☆119Jul 29, 2021Updated 4 years ago
- AMBA bus lecture material☆515Jan 21, 2020Updated 6 years ago
- AMBA AXI VIP☆448Jun 28, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,510Feb 25, 2026Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆212Sep 2, 2025Updated 6 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆36Feb 24, 2026Updated last week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆36Dec 24, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- ☆15Jun 27, 2024Updated last year
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆110Oct 31, 2023Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,970Feb 27, 2025Updated last year
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆48May 10, 2024Updated last year
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆11Aug 21, 2023Updated 2 years ago
- AHB3-Lite Interconnect☆109May 10, 2024Updated last year
- ☆29Jul 9, 2025Updated 8 months ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆159Mar 31, 2020Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆78Jan 2, 2021Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- automatic-verilog based on vimscript☆283Oct 24, 2023Updated 2 years ago
- Novel GUI Based UVM Testbench Template Builder☆150Apr 14, 2021Updated 4 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Code generation tool for control and status registers☆448Jan 7, 2026Updated 2 months ago
- UVM AHB VIP☆93Sep 13, 2025Updated 5 months ago
- ☆75Jul 30, 2021Updated 4 years ago
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- Verilog AXI stream components for FPGA implementation☆865Feb 27, 2025Updated last year
- ☆11May 8, 2022Updated 3 years ago
- Verilog Configurable Cache☆192Feb 26, 2026Updated last week
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated last year
- Yet Another Simulation Architecture☆79Sep 17, 2020Updated 5 years ago
- Verilog PCI express components☆1,543Apr 26, 2024Updated last year
- ☆221Jun 25, 2025Updated 8 months ago
- AXI总线连接器☆105Mar 26, 2020Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- AXI DMA 32 / 64 bits☆124Jul 17, 2014Updated 11 years ago