AMBA bus generator including AXI4, AXI3, AHB, and APB
☆245Jul 16, 2023Updated 2 years ago
Alternatives and similar repositories for gen_amba_2021
Users that are interested in gen_amba_2021 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 4 years ago
- AMBA bus lecture material☆534Jan 21, 2020Updated 6 years ago
- AMBA AXI VIP☆466Jun 28, 2024Updated last year
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,599Updated this week
- Parametric AXI4 crossbar in SystemVerilog☆236May 25, 2026Updated 3 weeks ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆37Dec 24, 2024Updated last year
- Verilog AXI components for FPGA implementation☆2,071Feb 27, 2025Updated last year
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- ☆15Jun 27, 2024Updated last year
- Engineering Program on RTL Design for FPGA Accelerator☆33Aug 1, 2020Updated 5 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 6 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆13Sep 9, 2022Updated 3 years ago
- SoC Based on ARM Cortex-M3☆39May 16, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A simple, scalable, source-synchronous, all-digital DDR link☆38Apr 7, 2026Updated 2 months ago
- ☆34Jul 9, 2025Updated 11 months ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆81Jan 2, 2021Updated 5 years ago
- ☆236Jun 25, 2025Updated 11 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆114Oct 31, 2023Updated 2 years ago
- automatic-verilog based on vimscript☆289Oct 24, 2023Updated 2 years ago
- ☆76Jul 30, 2021Updated 4 years ago
- Verilog AXI stream components for FPGA implementation☆895Feb 27, 2025Updated last year
- Code generation tool for control and status registers☆463May 30, 2026Updated 2 weeks ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆12May 8, 2022Updated 4 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆13Aug 21, 2023Updated 2 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆49May 10, 2024Updated 2 years ago
- Common SystemVerilog components☆757Jun 5, 2026Updated last week
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- Verilog Configurable Cache☆200Jun 10, 2026Updated last week
- ☆15Jul 28, 2022Updated 3 years ago
- AXI总线连接器☆107Mar 26, 2020Updated 6 years ago
- UVM AHB VIP☆100Sep 13, 2025Updated 9 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆74Nov 22, 2019Updated 6 years ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- Verilog PCI express components☆1,610Apr 26, 2024Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Mar 17, 2022Updated 4 years ago
- Yet Another Simulation Architecture☆81Sep 17, 2020Updated 5 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆311Apr 1, 2026Updated 2 months ago
- Novel GUI Based UVM Testbench Template Builder☆154Apr 14, 2021Updated 5 years ago