adki / gen_amba_2021
AMBA bus generator including AXI4, AXI3, AHB, and APB
☆194Updated last year
Alternatives and similar repositories for gen_amba_2021:
Users that are interested in gen_amba_2021 are comparing it to the libraries listed below
- AXI DMA 32 / 64 bits☆109Updated 10 years ago
- uvm AXI BFM(bus functional model)☆240Updated 11 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM an…☆166Updated 6 years ago
- This is the main repository for all the examples for the book Practical UVM☆183Updated 4 years ago
- AMBA AXI VIP☆387Updated 8 months ago
- An AXI4 crossbar implementation in SystemVerilog☆137Updated last month
- AMBA bus generator including AXI, AHB, and APB☆98Updated 3 years ago
- AMBA bus lecture material☆412Updated 5 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆147Updated 4 years ago
- yet another AXI testbench repo. ;) This is for my UVM practice. https://marcoz001.github.io/axi-uvm/☆111Updated 7 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆138Updated 6 years ago
- Awesome ASIC design verification☆287Updated 3 years ago
- AXI总线连接器☆96Updated 4 years ago
- UVM AHB VIP☆81Updated 3 months ago
- VIP for AXI Protocol☆122Updated 2 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆92Updated last year
- A Framework for Design and Verification of Image Processing Applications using UVM☆93Updated 7 years ago
- ☆66Updated 3 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆101Updated 2 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆315Updated 10 months ago
- AXI interface modules for Cocotb☆244Updated last year
- UVM examples and projects☆126Updated 6 years ago
- Novel GUI Based UVM Testbench Template Builder☆125Updated 3 years ago
- Source code repo for UVM Tutorial for Candy Lovers☆181Updated 7 years ago
- AXI4 and AXI4-Lite interface definitions☆93Updated 4 years ago
- Reference examples and short projects using UVM Methodology☆260Updated 2 years ago
- ☆128Updated 3 weeks ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆73Updated 7 years ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago