AMBA bus generator including AXI4, AXI3, AHB, and APB
☆249Jul 16, 2023Updated 3 years ago
Alternatives and similar repositories for gen_amba_2021
Users that are interested in gen_amba_2021 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- AMBA bus generator including AXI, AHB, and APB☆123Jul 29, 2021Updated 5 years ago
- AMBA bus lecture material☆562Jan 21, 2020Updated 6 years ago
- Parametric AXI4 crossbar in SystemVerilog☆251May 25, 2026Updated 5 months ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,747Updated this week
- AHB3-Lite Interconnect☆110May 10, 2024Updated 2 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- AMBA AXI VIP☆484Oct 1, 2026Updated last month
- Verilog AXI components for FPGA implementation☆2,170Feb 27, 2025Updated last year
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- AXI Interconnect☆59Aug 20, 2021Updated 5 years ago
- SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge☆15Sep 9, 2022Updated 4 years ago
- ☆257Jun 25, 2025Updated last year
- ☆34Jul 9, 2025Updated last year
- AXI总线连接器☆111Mar 26, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆84Jan 2, 2021Updated 5 years ago
- ☆15Jun 27, 2024Updated 2 years ago
- ☆78Jul 30, 2021Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆21Apr 27, 2024Updated 2 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆164Mar 31, 2020Updated 6 years ago
- Use ORDT and systemRDL tools to generate C/Verilog header files, register RTL, UVM register models, and docs from compiled SystemRDL.☆75Nov 22, 2019Updated 6 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆115Oct 31, 2023Updated 3 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆15Aug 21, 2023Updated 3 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆51May 10, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Novel GUI Based UVM Testbench Template Builder☆156Apr 14, 2021Updated 5 years ago
- Code generation tool for control and status registers☆476Sep 11, 2026Updated last month
- automatic-verilog based on vimscript☆295Oct 24, 2023Updated 3 years ago
- Network on Chip Implementation written in SytemVerilog☆216Aug 27, 2022Updated 4 years ago
- Verilog PCI express components☆1,675Apr 26, 2024Updated 2 years ago
- Verilog AXI stream components for FPGA implementation☆925Feb 27, 2025Updated last year
- ☆85Aug 30, 2022Updated 4 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- AXI DMA 32 / 64 bits☆130Jul 17, 2014Updated 12 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Common SystemVerilog components☆814Sep 18, 2026Updated last month
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆45Aug 10, 2022Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆333Sep 15, 2026Updated last month
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆42Updated this week
- PCIE 5.0 Graduation project (Verification Team)☆109Jan 27, 2024Updated 2 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,159Updated this week