wuhanstudio / picorv32_tangLinks
A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
☆28Updated last year
Alternatives and similar repositories for picorv32_tang
Users that are interested in picorv32_tang are comparing it to the libraries listed below
Sorting:
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- 8051 core☆106Updated 11 years ago
- SPI-Flash XIP Interface (Verilog)☆43Updated 3 years ago
- RV64GC Linux Capable RISC-V Core☆26Updated last week
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- turbo 8051☆29Updated 7 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- SDIO Device Verilog Core☆22Updated 7 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆49Updated 10 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- ☆32Updated last month
- ☆14Updated 7 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆14Updated last year
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago
- Yet another free 8051 FPGA core☆35Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆80Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- ☆30Updated 8 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆65Updated last year
- ☆19Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- Cortex-M0 DesignStart Wrapper☆20Updated 6 years ago