wuhanstudio / picorv32_tang
A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
☆26Updated last year
Alternatives and similar repositories for picorv32_tang:
Users that are interested in picorv32_tang are comparing it to the libraries listed below
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆13Updated last year
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- turbo 8051☆28Updated 7 years ago
- USB 1.1 Host and Function IP core☆21Updated 10 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆36Updated 3 years ago
- Yet another free 8051 FPGA core☆33Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆49Updated 8 months ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- USB 2.0 Device IP Core☆61Updated 7 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆31Updated 4 years ago
- ☆31Updated last week
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆11Updated 10 months ago
- ☆14Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- ☆14Updated 7 years ago
- ☆14Updated 3 years ago
- 8051 core☆103Updated 10 years ago
- ☆18Updated 4 years ago
- AGM bitstream utilities and decoded files from Supra☆42Updated 11 months ago
- A RISC-V processor☆13Updated 6 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- GoWin FPGA implement nes/fc☆14Updated last year
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆78Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆64Updated 2 months ago
- Repo that shows how to use the VexRiscv with OpenOCD and semihosting.☆24Updated 3 years ago