wuhanstudio / picorv32_tangLinks
A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
☆28Updated last year
Alternatives and similar repositories for picorv32_tang
Users that are interested in picorv32_tang are comparing it to the libraries listed below
Sorting:
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆14Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Deprecated, no longer updated, please change to https://www.nucleisys.com/index.php☆25Updated 4 years ago
- turbo 8051☆29Updated 7 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- OpenFPGA ICE40UP5K☆33Updated 4 years ago
- A 32bit RISC-V SoC on FPGA (EG4S20) that supports RT-Thread.☆12Updated 4 years ago
- 8051 core☆107Updated 10 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- SDIO Device Verilog Core☆22Updated 6 years ago
- Yet another free 8051 FPGA core☆34Updated 6 years ago
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆55Updated 11 months ago
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- A Voila-Jones face detector hardware implementation☆32Updated 6 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆48Updated 10 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆12Updated last year
- Another tiny RISC-V implementation☆55Updated 3 years ago
- ☆20Updated 4 years ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆11Updated 4 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago