efabless / caravel_mpw-one
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
☆135Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for caravel_mpw-one
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆108Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆133Updated 5 months ago
- Fabric generator and CAD tools☆148Updated last week
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆110Updated last year
- FuseSoC standard core library☆115Updated last month
- A complete open-source design-for-testing (DFT) Solution☆136Updated 2 weeks ago
- ☆76Updated 2 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆81Updated 6 months ago
- SystemVerilog synthesis tool☆169Updated this week
- VeeR EL2 Core☆251Updated this week
- ☆76Updated 8 months ago
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- https://caravel-user-project.readthedocs.io☆184Updated last week
- ☆107Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆291Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆169Updated 10 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆291Updated 2 weeks ago
- FPGA tool performance profiling☆102Updated 8 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆202Updated last week
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- CORE-V Family of RISC-V Cores☆208Updated 9 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆151Updated last year
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆146Updated this week
- An Open-Source Design and Verification Environment for RISC-V☆76Updated 3 years ago
- ☆36Updated last month
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆134Updated last year
- ☆121Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆63Updated 7 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆255Updated last week