efabless / caravel_mpw-oneView external linksLinks
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
☆137Feb 22, 2022Updated 3 years ago
Alternatives and similar repositories for caravel_mpw-one
Users that are interested in caravel_mpw-one are comparing it to the libraries listed below
Sorting:
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- ☆17Nov 4, 2024Updated last year
- ☆38Jul 11, 2022Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆120Jul 31, 2021Updated 4 years ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,707Sep 15, 2025Updated 4 months ago
- ☆45Feb 25, 2025Updated 11 months ago
- ☆20Dec 23, 2020Updated 5 years ago
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 4 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- https://caravel-user-project.readthedocs.io☆228Feb 25, 2025Updated 11 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆390Jan 3, 2026Updated last month
- An open-source static random access memory (SRAM) compiler.☆1,002Jan 16, 2026Updated 3 weeks ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆164Nov 10, 2025Updated 3 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- ☆30Feb 4, 2021Updated 5 years ago
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- PicoRV☆43Feb 19, 2020Updated 5 years ago
- ☆18Dec 15, 2022Updated 3 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆48Dec 6, 2020Updated 5 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Jun 2, 2021Updated 4 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,410Oct 28, 2024Updated last year
- Open Analog Design Environment☆25May 19, 2023Updated 2 years ago
- Magic VLSI Layout Tool☆613Feb 7, 2026Updated last week
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆69Nov 26, 2025Updated 2 months ago
- ☆38Nov 14, 2024Updated last year
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆11Apr 21, 2023Updated 2 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆29Jan 21, 2025Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Oct 4, 2021Updated 4 years ago
- ☆51Feb 7, 2025Updated last year
- ☆12Dec 22, 2020Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆148Jan 26, 2026Updated 2 weeks ago
- SERV - The SErial RISC-V CPU☆1,751Updated this week
- LibreSilicon's Standard Cell Library Generator☆22Oct 30, 2025Updated 3 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Dec 25, 2025Updated last month
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Dec 4, 2019Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆285Jul 28, 2020Updated 5 years ago