efabless / caravel_mpw-one
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
☆134Updated 3 years ago
Alternatives and similar repositories for caravel_mpw-one:
Users that are interested in caravel_mpw-one are comparing it to the libraries listed below
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆110Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 9 months ago
- FuseSoC standard core library☆128Updated last month
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆111Updated last year
- Fabric generator and CAD tools☆163Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated 10 months ago
- ☆110Updated 4 years ago
- ☆37Updated last month
- ☆79Updated 2 years ago
- ☆110Updated last year
- Yet Another RISC-V Implementation☆90Updated 6 months ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆156Updated last year
- ☆45Updated last month
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆138Updated 2 years ago
- https://caravel-user-project.readthedocs.io☆193Updated last month
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆101Updated 3 years ago
- ☆129Updated 3 months ago
- FPGA tool performance profiling☆102Updated last year
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆205Updated 4 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆148Updated 9 months ago
- CoreScore☆144Updated last month
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆150Updated 2 years ago
- A complete open-source design-for-testing (DFT) Solution☆146Updated 4 months ago
- Control and status register code generator toolchain☆117Updated last week
- ☆77Updated last year
- VHDL library 4 FPGAs☆175Updated this week
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆55Updated 2 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated last week