Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
☆137Feb 22, 2022Updated 4 years ago
Alternatives and similar repositories for caravel_mpw-one
Users that are interested in caravel_mpw-one are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- ☆18Nov 4, 2024Updated last year
- ☆39Jul 11, 2022Updated 3 years ago
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆122Jul 31, 2021Updated 4 years ago
- ☆45Feb 25, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,824Mar 25, 2026Updated 2 months ago
- https://caravel-user-project.readthedocs.io☆236Feb 25, 2025Updated last year
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- Carrier for efabless Caravel chip used for Google/Skywater 130nm shuttle program.☆18Sep 24, 2021Updated 4 years ago
- ☆20Dec 23, 2020Updated 5 years ago
- An open-source static random access memory (SRAM) compiler.☆1,069May 15, 2026Updated last month
- Standard Cell Library based Memory Compiler using FF/Latch cells☆169Nov 10, 2025Updated 7 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆426Updated this week
- ☆30Feb 4, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.☆59Aug 23, 2020Updated 5 years ago
- ☆38Nov 14, 2024Updated last year
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,559Oct 28, 2024Updated last year
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆49Dec 6, 2020Updated 5 years ago
- ☆15Dec 2, 2021Updated 4 years ago
- PicoRV☆45Feb 19, 2020Updated 6 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆39Jun 2, 2021Updated 5 years ago
- GitHub Actions for usage with Google's 130nm manufacturable PDK for SkyWater Technology found @ https://github.com/google/skywater-pdk☆16Jun 3, 2021Updated 5 years ago
- ☆51Feb 7, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Open Analog Design Environment☆26May 19, 2023Updated 3 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- TinyTapeout-01 submission repo☆32Nov 28, 2022Updated 3 years ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Nov 29, 2020Updated 5 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆24Jan 13, 2021Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆291Jul 28, 2020Updated 5 years ago
- ☆19Dec 15, 2022Updated 3 years ago
- Magic VLSI Layout Tool☆658Jun 9, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆37Apr 9, 2026Updated 2 months ago
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆133Jun 9, 2026Updated last week
- A RISC-V new instruction discovery tool [Work in Progress]☆15Dec 8, 2022Updated 3 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆68Dec 4, 2019Updated 6 years ago
- ☆92Nov 7, 2022Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆72May 13, 2026Updated last month