efabless / caravel_mpw-oneLinks
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
☆136Updated 3 years ago
Alternatives and similar repositories for caravel_mpw-one
Users that are interested in caravel_mpw-one are comparing it to the libraries listed below
Sorting:
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆116Updated 4 years ago
- FuseSoC standard core library☆147Updated 4 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆158Updated 2 weeks ago
- Fabric generator and CAD tools.☆197Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆142Updated 2 years ago
- Open-source FPGA research and prototyping framework.☆208Updated last year
- ☆84Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆115Updated 4 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆112Updated 4 years ago
- CoreScore☆164Updated 2 months ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 7 months ago
- ☆85Updated last week
- Experimental flows using nextpnr for Xilinx devices☆246Updated last year
- Naive Educational RISC V processor☆89Updated last week
- A utility for Composing FPGA designs from Peripherals☆185Updated 10 months ago
- Demo SoC for SiliconCompiler.☆61Updated 2 weeks ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- ☆137Updated 10 months ago
- Yet Another RISC-V Implementation☆98Updated last year
- SystemVerilog frontend for Yosys☆166Updated this week
- SystemVerilog synthesis tool☆215Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆121Updated 3 months ago
- VHDL library 4 FPGAs☆181Updated this week
- An automatic clock gating utility☆50Updated 6 months ago
- Verilog wishbone components☆119Updated last year
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- https://caravel-user-project.readthedocs.io☆221Updated 7 months ago