efabless / caravel_mpw-oneLinks
Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.
☆135Updated 3 years ago
Alternatives and similar repositories for caravel_mpw-one
Users that are interested in caravel_mpw-one are comparing it to the libraries listed below
Sorting:
- 8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x mu…☆113Updated 3 years ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- FuseSoC standard core library☆139Updated last week
- An Open Source configuration of the Arty platform☆130Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- Fabric generator and CAD tools.☆185Updated last week
- SOFA (Skywater Opensource FPGAs) based on Skywater 130nm PDK and OpenFPGA☆139Updated 2 years ago
- VeeR EL2 Core☆278Updated 2 weeks ago
- A rudimental RISCV CPU supporting RV32I instructions, in VHDL☆116Updated 4 years ago
- SystemVerilog synthesis tool☆194Updated 2 months ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆105Updated 3 years ago
- Open-source FPGA research and prototyping framework.☆206Updated 9 months ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- Digitally synthesizable architecture for SerDes using Skywater Open PDK 130 nm technology.☆162Updated 3 years ago
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆110Updated 2 weeks ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- RISC-V System on Chip Template☆158Updated last week
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆177Updated last month
- https://caravel-user-project.readthedocs.io☆199Updated 3 months ago
- ☆78Updated 2 years ago
- A utility for Composing FPGA designs from Peripherals☆179Updated 5 months ago
- ☆111Updated 2 years ago
- Verilog implementation of a RISC-V core☆118Updated 6 years ago
- SoC based on VexRiscv and ICE40 UP5K☆158Updated 2 months ago
- ☆113Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago