SeanZarzycki / openSPARC-FPU
ASIC Design of the openSPARC Floating Point Unit
☆13Updated 7 years ago
Alternatives and similar repositories for openSPARC-FPU:
Users that are interested in openSPARC-FPU are comparing it to the libraries listed below
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- DUTH RISC-V Superscalar Microprocessor☆30Updated 3 months ago
- Network on Chip for MPSoC☆26Updated last month
- ☆23Updated last month
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆21Updated last month
- Reconfigurable Binary Engine☆15Updated 3 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 2 years ago
- Open FPGA Modules☆23Updated 4 months ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- ☆18Updated 4 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆19Updated 3 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆22Updated last week
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆28Updated last month
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆16Updated 9 months ago
- Simple single-port AXI memory interface☆37Updated 8 months ago
- WISHBONE Interconnect☆11Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- Platform Level Interrupt Controller☆36Updated 9 months ago
- APB UVC ported to Verilator☆11Updated last year
- Verilog behavioral description of various memories☆30Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated last month
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆28Updated last year
- SystemVerilog Logger☆17Updated 2 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆30Updated last month
- Common SystemVerilog RTL modules for RgGen☆12Updated last week