SeanZarzycki / openSPARC-FPULinks
ASIC Design of the openSPARC Floating Point Unit
☆13Updated 8 years ago
Alternatives and similar repositories for openSPARC-FPU
Users that are interested in openSPARC-FPU are comparing it to the libraries listed below
Sorting:
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 4 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆33Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- A simple, scalable, source-synchronous, all-digital DDR link☆26Updated last week
- RISC-V soft-core PEs for TaPaSCo☆19Updated 11 months ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 7 months ago
- Open FPGA Modules☆23Updated 7 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- WISHBONE Interconnect☆11Updated 7 years ago
- Network on Chip for MPSoC☆26Updated last week
- ☆36Updated 2 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆37Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- ☆28Updated 4 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated this week
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆23Updated last week
- ☆29Updated last month
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 9 months ago