ASIC Design of the openSPARC Floating Point Unit
☆17Mar 13, 2017Updated 9 years ago
Alternatives and similar repositories for openSPARC-FPU
Users that are interested in openSPARC-FPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆44Sep 3, 2021Updated 4 years ago
- RISC-V port to Parallella Board☆13Aug 22, 2016Updated 9 years ago
- ☆63Feb 18, 2019Updated 7 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 3 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An FPGA in your USB Port☆11Jul 1, 2021Updated 5 years ago
- A collection of hardware Trojans (HTs) automatically generated by Large Language Models (GPT-4, Gemini-1.5-pro, and LLaMA3) targeting SRA…☆12Oct 8, 2025Updated 9 months ago
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 4 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- Coarse Grained Reconfigurable Array Generator☆20Jun 8, 2026Updated last month
- Example Codes for Snorkeling in Verilog Bay☆17Sep 9, 2016Updated 9 years ago
- CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.☆22Apr 25, 2018Updated 8 years ago
- For CPU experiment☆14Feb 23, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Modular SRAM-based indirectly-indexed 2D hierarchical-search Ternary Content Addressable Memory (II-2D-TCAM)☆23Nov 10, 2024Updated last year
- Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerator…☆25Jul 14, 2020Updated 6 years ago
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 7 months ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆13Aug 24, 2020Updated 5 years ago
- ☆19Aug 10, 2020Updated 5 years ago
- Wraps the NVDLA project for Chipyard integration☆24Sep 2, 2025Updated 10 months ago
- Advanced encryption standard implementation in verilog.☆31Oct 2, 2022Updated 3 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆23Jun 10, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- ☆11Sep 8, 2021Updated 4 years ago
- double_fpu_verilog☆21Jul 17, 2014Updated 12 years ago
- Past Pixels Camp t-shirt challenges☆13Apr 1, 2019Updated 7 years ago
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 5 months ago
- camera OV2640 on FPGA Nexys4☆12May 9, 2021Updated 5 years ago
- Binary Single Precision Floating-point Fused Multiply-Add Unit Design (Verilog HDL)☆22Jul 8, 2013Updated 13 years ago
- ☆41Oct 26, 2021Updated 4 years ago
- Reference designs and firmware for open-source RISC-V core implementation on MX10 and SpiderSoM☆17Nov 11, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- OpenSPARC-based SoC☆75Jul 17, 2014Updated 12 years ago
- For v1.2 test☆12Sep 5, 2020Updated 5 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆94Oct 14, 2020Updated 5 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- Verilog implementation of 16-bit multi-cycle RISC15 processor design☆16Nov 4, 2015Updated 10 years ago
- PCI Express ® Base Specification Revision 3.0☆13May 23, 2018Updated 8 years ago
- Official code base of the BEVDet series .☆11Oct 9, 2022Updated 3 years ago