SeanZarzycki / openSPARC-FPU
ASIC Design of the openSPARC Floating Point Unit
☆13Updated 7 years ago
Related projects: ⓘ
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated 10 months ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Network on Chip for MPSoC☆24Updated this week
- LIS Network-on-Chip Implementation☆28Updated 8 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 8 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 2 years ago
- ☆17Updated last week
- Reconfigurable Binary Engine☆15Updated 3 years ago
- PCI Express controller model☆41Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆29Updated last year
- SoC Based on ARM Cortex-M3☆24Updated 4 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆19Updated this week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- APB Logic☆12Updated 6 months ago
- ☆35Updated 5 years ago
- Verilog behavioral description of various memories☆30Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆39Updated 3 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆15Updated 4 months ago
- Open FPGA Modules☆22Updated last week
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆18Updated 9 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆10Updated this week
- DUTH RISC-V Superscalar Microprocessor☆29Updated 4 months ago
- Platform Level Interrupt Controller☆34Updated 4 months ago
- double_fpu_verilog☆15Updated 10 years ago
- ☆44Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆28Updated 3 years ago
- The memory model was leveraged from micron.☆18Updated 6 years ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- Simple single-port AXI memory interface☆36Updated 3 months ago
- RISCV core RV32I/E.4 threads in a ring architecture