SeanZarzycki / openSPARC-FPULinks
ASIC Design of the openSPARC Floating Point Unit
☆14Updated 8 years ago
Alternatives and similar repositories for openSPARC-FPU
Users that are interested in openSPARC-FPU are comparing it to the libraries listed below
Sorting:
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Network on Chip for MPSoC☆28Updated 4 months ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 4 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- ☆67Updated 4 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Generic AXI master stub☆19Updated 11 years ago
- ☆29Updated last week
- ☆29Updated 5 years ago
- Simple single-port AXI memory interface☆46Updated last year
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- ☆21Updated 5 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- double_fpu_verilog☆16Updated 11 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- Common SystemVerilog RTL modules for RgGen☆13Updated last month
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- ☆40Updated last year