SeanZarzycki / openSPARC-FPULinks
ASIC Design of the openSPARC Floating Point Unit
☆14Updated 8 years ago
Alternatives and similar repositories for openSPARC-FPU
Users that are interested in openSPARC-FPU are comparing it to the libraries listed below
Sorting:
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- ☆30Updated last month
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated 5 months ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Simple single-port AXI memory interface☆46Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆33Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Updated 3 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- ☆67Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆30Updated 4 months ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- Network on Chip for MPSoC☆28Updated 5 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 3 months ago
- Generic AXI master stub☆19Updated 11 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆18Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- DMA Hardware Description with Verilog☆17Updated 5 years ago
- ☆21Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- ☆60Updated 4 years ago