SeanZarzycki / openSPARC-FPULinks
ASIC Design of the openSPARC Floating Point Unit
☆13Updated 8 years ago
Alternatives and similar repositories for openSPARC-FPU
Users that are interested in openSPARC-FPU are comparing it to the libraries listed below
Sorting:
- LIS Network-on-Chip Implementation☆31Updated 8 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Open Source PHY v2☆29Updated last year
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆66Updated 5 months ago
- ☆30Updated last week
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- double_fpu_verilog☆16Updated 11 years ago
- Network on Chip for MPSoC☆26Updated 2 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆34Updated 7 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated 2 months ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- Generic AXI master stub☆19Updated 11 years ago
- Open FPGA Modules☆24Updated 9 months ago
- APB UVC ported to Verilator☆11Updated last year
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces☆17Updated last year
- YosysHQ SVA AXI Properties☆41Updated 2 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆28Updated 9 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆48Updated 9 years ago
- ☆62Updated 4 years ago
- ☆20Updated 5 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated last week