SpinalHDL / VexRiscvSoftcoreContest2018
☆63Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for VexRiscvSoftcoreContest2018
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- Featherweight RISC-V implementation☆52Updated 2 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 4 years ago
- Yet Another RISC-V Implementation☆85Updated 2 months ago
- Bitstream relocation and manipulation tool.☆40Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆84Updated 5 years ago
- Open Processor Architecture☆26Updated 8 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆99Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆92Updated 5 years ago
- FuseSoC standard core library☆115Updated last month
- Extensible FPGA control platform☆54Updated last year
- FPGA reference design for the the Swerv EH1 Core☆67Updated 4 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆72Updated 5 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆45Updated 5 years ago
- ☆39Updated 4 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 2 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆54Updated 7 years ago
- ☆36Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆42Updated 3 weeks ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆114Updated 8 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- Facilitates building open source tools for working with hardware description languages (HDLs)