SpinalHDL / VexRiscvSoftcoreContest2018Links
☆64Updated 6 years ago
Alternatives and similar repositories for VexRiscvSoftcoreContest2018
Users that are interested in VexRiscvSoftcoreContest2018 are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Parallel Array of Simple Cores. Multicore processor.☆99Updated 6 years ago
- Z-scale Microarchitectural Implementation of RV32 ISA☆55Updated 8 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Updated 9 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- A utility for Composing FPGA designs from Peripherals☆183Updated 8 months ago
- OmniXtend cache coherence protocol☆82Updated 2 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Xilinx Unisim Library in Verilog☆84Updated 5 years ago
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆102Updated 6 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- Antmicro's fast, vendor-neutral DMA IP in Chisel☆123Updated 3 months ago
- SoC based on VexRiscv and ICE40 UP5K☆159Updated 5 months ago
- ☆38Updated 3 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- An Open Source configuration of the Arty platform☆131Updated last year
- Open Processor Architecture☆26Updated 9 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- FuseSoC standard core library☆147Updated 3 months ago
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago