☆64Dec 16, 2018Updated 7 years ago
Alternatives and similar repositories for VexRiscvSoftcoreContest2018
Users that are interested in VexRiscvSoftcoreContest2018 are comparing it to the libraries listed below
Sorting:
- SoftCPU/SoC engine-V☆56Mar 19, 2025Updated 11 months ago
- PulseRain Reindeer - RISCV RV32I[M] Soft CPU☆129Aug 28, 2019Updated 6 years ago
- OS-free port of LwIP stack to ARM board with lan91c111 ethernet controller☆15Feb 12, 2021Updated 5 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- This project has files needed to design and characterise flipflop☆21Jun 3, 2019Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆34Jul 10, 2016Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated last week
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Mar 22, 2023Updated 2 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- lightweight open HLS for FPGA rapid prototyping☆20Mar 22, 2018Updated 7 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- BabbleSim base/common components. Any BabbleSim user will want some of these.☆17Feb 23, 2026Updated last week
- internship☆10Sep 1, 2017Updated 8 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Wishbone to ARM AMBA 4 AXI☆16May 25, 2019Updated 6 years ago
- ☆13Feb 8, 2021Updated 5 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71May 30, 2022Updated 3 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆963Nov 15, 2024Updated last year
- Riscy Processors - Open-Sourced RISC-V Processors☆73Apr 4, 2019Updated 6 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆286Jul 28, 2020Updated 5 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,757Feb 19, 2026Updated last week
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 2 months ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated 5 months ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆32Oct 18, 2018Updated 7 years ago
- RISC-V processor☆32May 26, 2022Updated 3 years ago
- MR1 formally verified RISC-V CPU☆57Dec 16, 2018Updated 7 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Sep 30, 2020Updated 5 years ago
- 64-bit MISC Architecture CPU☆13Dec 13, 2016Updated 9 years ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- A collection of core generators to use with FuseSoC☆18Aug 23, 2024Updated last year
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Oct 18, 2021Updated 4 years ago
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Locus site for Public Review of Several RISC-V ISA Formal Specs☆75Jun 18, 2020Updated 5 years ago
- Embedded UVM (D Language port of IEEE UVM 1.0)☆34Nov 6, 2025Updated 3 months ago
- Chisel artifacts developed under IBM's involvement with the DARPA PERFECT program☆30Sep 17, 2025Updated 5 months ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago