efabless / caravel
Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
☆320Updated 3 weeks ago
Alternatives and similar repositories for caravel:
Users that are interested in caravel are comparing it to the libraries listed below
- ☆314Updated last year
- https://caravel-user-project.readthedocs.io☆193Updated 3 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆311Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆275Updated 3 weeks ago
- Fabric generator and CAD tools☆162Updated 3 weeks ago
- A huge VHDL library for FPGA development☆380Updated this week
- VeeR EL2 Core☆266Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆264Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆460Updated last month
- FOSS Flow For FPGA☆376Updated 2 months ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- Common SystemVerilog components☆587Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆244Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆309Updated last week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆202Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated 3 weeks ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆147Updated 9 months ago
- Example designs showing different ways to use F4PGA toolchains.☆272Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆212Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- Opensource DDR3 Controller☆279Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆559Updated last week
- SystemVerilog to Verilog conversion☆601Updated 3 weeks ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆486Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆506Updated this week
- An abstraction library for interfacing EDA tools☆669Updated last week
- Code generation tool for control and status registers☆373Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆382Updated 2 weeks ago