Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
☆417Feb 26, 2025Updated last year
Alternatives and similar repositories for caravel
Users that are interested in caravel are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- https://caravel-user-project.readthedocs.io☆244Feb 25, 2025Updated last year
- ☆51Feb 7, 2025Updated last year
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,991Mar 25, 2026Updated 7 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆82Nov 19, 2025Updated 11 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆532May 31, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆382Dec 2, 2025Updated 10 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆462Oct 26, 2026Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆367Oct 22, 2025Updated last year
- An open-source static random access memory (SRAM) compiler.☆1,169Updated this week
- Open source process design kit for usage with SkyWater Technology Foundry's 130nm node.☆3,772Jul 21, 2026Updated 3 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design. Documentation is here:☆868Updated this week
- Caravel is a standard SoC hardness with on chip resources to control and read/write operations from a user-dedicated space.☆138Feb 22, 2022Updated 4 years ago
- ☆40Nov 14, 2024Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆176Nov 10, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆47Feb 25, 2025Updated last year
- ☆131May 11, 2023Updated 3 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆299Jul 28, 2020Updated 6 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- Magic VLSI Layout Tool☆726Updated this week
- ☆18Nov 4, 2024Updated last year
- Quad cluster of RISC-V cores with peripherals and local memory☆24Feb 3, 2022Updated 4 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆75Sep 12, 2026Updated last month
- FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…☆121Aug 21, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,163Updated this week
- OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/☆3,244Updated this week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆149Updated this week
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- A complete open-source design-for-testing (DFT) Solution☆210Aug 30, 2025Updated last year
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆164Jun 1, 2024Updated 2 years ago
- Modular hardware build system☆1,239Updated this week
- ☆422Apr 13, 2023Updated 3 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Completed LDO Design for Skywaters 130nm☆21Feb 16, 2023Updated 3 years ago
- An Open-source FPGA IP Generator☆1,166Updated this week
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 5 years ago
- ☆178Jul 24, 2023Updated 3 years ago
- This repository is the GF180MCU port of Caravel. For more information about Caravel, see the original repo at https://github.com/efables…☆12Dec 6, 2023Updated 2 years ago
- ASIC implementation flow infrastructure, successor to OpenLane☆614Updated this week
- A schematic editor for VLSI/Asic/Analog custom designs, netlist backends for VHDL, Spice and Verilog. The tool is focused on hierarchy an…☆507Updated this week