efabless / caravelLinks
Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
☆329Updated 3 months ago
Alternatives and similar repositories for caravel
Users that are interested in caravel are comparing it to the libraries listed below
Sorting:
- https://caravel-user-project.readthedocs.io☆202Updated 3 months ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆301Updated 3 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆335Updated this week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆282Updated last week
- ☆331Updated 2 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- CORE-V Family of RISC-V Cores☆274Updated 4 months ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆504Updated 4 months ago
- Fabric generator and CAD tools.☆187Updated last week
- Common SystemVerilog components☆629Updated this week
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆153Updated last year
- VeeR EL2 Core☆288Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 6 months ago
- SystemVerilog to Verilog conversion☆639Updated last month
- An open-source static random access memory (SRAM) compiler.☆911Updated 2 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆178Updated this week
- Opensource DDR3 Controller☆347Updated last week
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆183Updated last month
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆447Updated this week
- RISC-V Debug Support for our PULP RISC-V Cores☆258Updated 2 months ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆282Updated last month
- Arduino compatible Risc-V Based SOC☆151Updated 11 months ago
- ☆111Updated 2 years ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆402Updated 2 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆257Updated 4 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆559Updated 3 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆290Updated 2 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆581Updated last week
- A huge VHDL library for FPGA and digital ASIC development☆390Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆214Updated 7 months ago