efabless / caravel
Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
☆320Updated 3 weeks ago
Alternatives and similar repositories for caravel:
Users that are interested in caravel are comparing it to the libraries listed below
- https://caravel-user-project.readthedocs.io☆193Updated 3 weeks ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆312Updated last month
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆275Updated 3 weeks ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆264Updated last month
- ☆314Updated last year
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆490Updated this week
- Common SystemVerilog components☆590Updated this week
- Fabric generator and CAD tools☆162Updated 3 weeks ago
- FOSS Flow For FPGA☆376Updated 2 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆280Updated this week
- VeeR EL2 Core☆268Updated this week
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆246Updated 3 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆147Updated 9 months ago
- A huge VHDL library for FPGA development☆380Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆309Updated this week
- Bus bridges and other odds and ends☆523Updated last month
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆460Updated last month
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆173Updated last year
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆387Updated last year
- Qflow full end-to-end digital synthesis flow for ASIC designs☆202Updated 4 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆265Updated 4 years ago
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- SystemVerilog to Verilog conversion☆601Updated 3 weeks ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆559Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆266Updated last week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 9 months ago
- OpenROAD users should look at this repository first for instructions on getting started☆102Updated 3 years ago
- CORE-V Family of RISC-V Cores☆244Updated last month
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆405Updated this week