efabless / caravelLinks
Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
☆329Updated 3 months ago
Alternatives and similar repositories for caravel
Users that are interested in caravel are comparing it to the libraries listed below
Sorting:
- https://caravel-user-project.readthedocs.io☆199Updated 3 months ago
- ☆323Updated 2 years ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆330Updated last week
- Fully Open Source FASOC generators built on top of open-source EDA tools☆280Updated last week
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆292Updated 3 months ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆543Updated 2 weeks ago
- Fabric generator and CAD tools.☆185Updated last week
- CORE-V Family of RISC-V Cores☆269Updated 3 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆151Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- Common SystemVerilog components☆623Updated this week
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- Qflow full end-to-end digital synthesis flow for ASIC designs☆212Updated 7 months ago
- A huge VHDL library for FPGA and digital ASIC development☆384Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- FOSS Flow For FPGA☆389Updated 4 months ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆254Updated 3 months ago
- VeeR EL2 Core☆278Updated 2 weeks ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆288Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆545Updated 2 weeks ago
- ☆111Updated 2 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆180Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆373Updated 3 weeks ago
- OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/☆432Updated this week
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆399Updated 2 years ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated this week
- Standard Cell Library based Memory Compiler using FF/Latch cells☆147Updated 11 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆218Updated 2 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month