Alternatives and similar repositories for caravel:

Users that are interested in caravel are comparing it to the libraries listed below

• efabless / caravel_user_project
  https://caravel-user-project.readthedocs.io
  ☆190Updated last week
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆308Updated 2 weeks ago
• idea-fasoc / OpenFASOC
  Fully Open Source FASOC generators built on top of open-source EDA tools
  ☆258Updated 3 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆570Updated last week
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆264Updated 4 years ago
• mattvenn / awesome-opensource-asic-resources
  ☆310Updated last year
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆265Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆454Updated this week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆228Updated this week
• efabless / OpenLane
  This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …
  ☆147Updated 8 months ago
• FPGA-Research / FABulous
  Fabric generator and CAD tools
  ☆159Updated this week
• IHP-GmbH / IHP-Open-PDK
  130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design
  ☆456Updated this week
• google / sky90fd-pdk
  ☆109Updated last year
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆372Updated this week
• mflowgen / mflowgen
  mflowgen -- A Modular ASIC/FPGA Flow Generator
  ☆246Updated 3 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆369Updated last month
• f4pga / f4pga-arch-defs
  FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.
  ☆280Updated this week
• RTimothyEdwards / qflow
  Qflow full end-to-end digital synthesis flow for ASIC designs
  ☆198Updated 3 months ago
• chipsalliance / VeeRwolf
  FuseSoC-based SoC for VeeR EH1 and EL2
  ☆306Updated 2 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆588Updated 2 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆388Updated 5 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆518Updated last week
• AUCOHL / DFFRAM
  Standard Cell Library based Memory Compiler using FF/Latch cells
  ☆141Updated 8 months ago
• google / gf180mcu-pdk
  PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).
  ☆379Updated last year
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆306Updated this week
• openhwgroup / core-v-mcu
  This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.
  ☆172Updated last year
• chipsalliance / f4pga-examples
  Example designs showing different ways to use F4PGA toolchains.
  ☆272Updated 10 months ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆263Updated this week
• ucb-bar / hammer
  Hammer: Highly Agile Masks Made Effortlessly from RTL
  ☆265Updated this week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆402Updated 3 years ago