efabless / caravelLinks
Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
☆343Updated 5 months ago
Alternatives and similar repositories for caravel
Users that are interested in caravel are comparing it to the libraries listed below
Sorting:
- https://caravel-user-project.readthedocs.io☆211Updated 5 months ago
- ☆336Updated 2 years ago
- The next generation of OpenLane, rewritten from scratch with a modular architecture☆306Updated 5 months ago
- Fully Open Source FASOC generators built on top of open-source EDA tools☆284Updated last month
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆292Updated this week
- VeeR EL2 Core☆292Updated 2 weeks ago
- CORE-V Family of RISC-V Cores☆283Updated 5 months ago
- PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…☆346Updated this week
- Qflow full end-to-end digital synthesis flow for ASIC designs☆216Updated 9 months ago
- Fabric generator and CAD tools.☆192Updated last week
- FuseSoC-based SoC for VeeR EH1 and EL2☆321Updated 7 months ago
- PDK for GlobalFoundries' 180nm MCU bulk process technology (GF180MCU).☆410Updated 2 years ago
- Example designs showing different ways to use F4PGA toolchains.☆276Updated last year
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- 130nm BiCMOS Open Source PDK, dedicated for Analog, Mixed Signal and RF Design☆580Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆516Updated 5 months ago
- This repo is a fork of the master OpenLANE repo for us with projects submitted on Efabless Open MPW or chipIgnite shuttles:: OpenLANE is …☆155Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆285Updated 2 months ago
- FOSS Flow For FPGA☆399Updated 6 months ago
- This is the CORE-V MCU project, hosting CORE-V's embedded-class cores.☆182Updated 2 weeks ago
- Documentation for the OpenHW Group's set of CORE-V RISC-V cores☆218Updated 2 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆265Updated 3 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆152Updated last month
- ☆240Updated 2 years ago
- An open-source static random access memory (SRAM) compiler.☆928Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆572Updated this week
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆271Updated this week
- OpenROAD users should look at this repository first for instructions on getting started☆101Updated 4 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆224Updated last week
- Test suite designed to check compliance with the SystemVerilog standard.☆336Updated this week