PulseRain Reindeer - RISCV RV32I[M] Soft CPU
☆128Aug 28, 2019Updated 7 years ago
Alternatives and similar repositories for Reindeer
Users that are interested in Reindeer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SoftCPU/SoC engine-V☆56Apr 28, 2026Updated 6 months ago
- ☆66Dec 16, 2018Updated 7 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,013Nov 15, 2024Updated last year
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,398Sep 7, 2026Updated last month
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,316Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,301Oct 13, 2026Updated 2 weeks ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- SERV - The SErial RISC-V CPU☆1,912Aug 25, 2026Updated 2 months ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- RISC-V CPU Core☆454Jun 24, 2025Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,147Updated this week
- VeeR EH1 core☆971Jul 16, 2026Updated 3 months ago
- RISC-V CPU Core (RV32IM)☆1,811Sep 18, 2021Updated 5 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆87Oct 11, 2019Updated 7 years ago
- A 32-bit RISC-V soft processor☆329Jan 26, 2026Updated 9 months ago
- 32-bit Superscalar RISC-V CPU☆1,327Sep 18, 2021Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,632Oct 12, 2026Updated 3 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆70May 30, 2022Updated 4 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆35Nov 3, 2019Updated 6 years ago
- A small, light weight, RISC CPU soft core☆1,597Sep 16, 2026Updated last month
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆110Oct 19, 2026Updated last week
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆426Updated this week
- Nitro USB FPGA core☆91Mar 1, 2026Updated 8 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆299Jul 28, 2020Updated 6 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- A simple RISC-V processor for use in FPGA designs.☆288Aug 19, 2024Updated 2 years ago
- Naive Educational RISC V processor☆103Oct 12, 2025Updated last year
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,855Mar 24, 2021Updated 5 years ago
- An open-source microcontroller system based on RISC-V☆1,073Feb 6, 2024Updated 2 years ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week