PulseRain Reindeer - RISCV RV32I[M] Soft CPU
☆128Aug 28, 2019Updated 7 years ago
Alternatives and similar repositories for Reindeer
Users that are interested in Reindeer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SoftCPU/SoC engine-V☆56Apr 28, 2026Updated 5 months ago
- ☆66Dec 16, 2018Updated 7 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆1,007Nov 15, 2024Updated last year
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,391Sep 7, 2026Updated last month
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated 2 years ago
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,312Oct 1, 2026Updated last week
- ☆14Oct 19, 2019Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,283Sep 27, 2026Updated 2 weeks ago
- RISC-V CPU Core☆453Jun 24, 2025Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,102Updated this week
- SERV - The SErial RISC-V CPU☆1,901Aug 25, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆239Aug 25, 2020Updated 6 years ago
- VeeR EH1 core☆970Jul 16, 2026Updated 2 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆87Oct 11, 2019Updated 7 years ago
- 32-bit Superscalar RISC-V CPU☆1,315Sep 18, 2021Updated 5 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆35Nov 3, 2019Updated 6 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆77May 15, 2023Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,801Sep 18, 2021Updated 5 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,623Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A small, light weight, RISC CPU soft core☆1,590Sep 16, 2026Updated 3 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆883Mar 26, 2020Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- A 32-bit RISC-V soft processor☆328Jan 26, 2026Updated 8 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆691Updated this week
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆299Jul 28, 2020Updated 6 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated 2 years ago
- Nitro USB FPGA core☆91Mar 1, 2026Updated 7 months ago
- An open-source microcontroller system based on RISC-V☆1,070Feb 6, 2024Updated 2 years ago
- Naive Educational RISC V processor☆102Oct 12, 2025Updated last year
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 3 years ago
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago