PulseRain / ReindeerLinks
PulseRain Reindeer - RISCV RV32I[M] Soft CPU
☆128Updated 5 years ago
Alternatives and similar repositories for Reindeer
Users that are interested in Reindeer are comparing it to the libraries listed below
Sorting:
- Verilog implementation of a RISC-V core☆117Updated 6 years ago
- Basic RISC-V Test SoC☆125Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆214Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆136Updated 11 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- OpenXuantie - OpenE902 Core☆147Updated 11 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆127Updated 5 years ago
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 3 years ago
- OpenSource HummingBird RISC-V Software Development Kit☆157Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- Labs to learn SpinalHDL☆148Updated 11 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- OpenXuantie - OpenE906 Core☆139Updated 11 months ago
- ☆86Updated 2 months ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆269Updated 4 years ago
- Yet Another RISC-V Implementation☆93Updated 8 months ago
- AHB3-Lite Interconnect☆89Updated last year
- Basic floating-point components for RISC-V processors☆65Updated 5 years ago
- SDRAM controller with AXI4 interface☆93Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆120Updated 2 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A basic SpinalHDL project☆86Updated last month
- ☆238Updated 2 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- AMBA bus generator including AXI, AHB, and APB☆101Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆107Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆137Updated 9 years ago
- A Tiny Processor Core☆110Updated last week