PulseRain / ReindeerLinks
PulseRain Reindeer - RISCV RV32I[M] Soft CPU
☆128Updated 5 years ago
Alternatives and similar repositories for Reindeer
Users that are interested in Reindeer are comparing it to the libraries listed below
Sorting:
- Verilog implementation of a RISC-V core☆123Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- Basic RISC-V Test SoC☆140Updated 6 years ago
- ☆90Updated last week
- SpinalHDL-tutorial based on Jupyter Notebook☆139Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆87Updated 2 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Labs to learn SpinalHDL☆150Updated last year
- Verilog UART☆178Updated 12 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆132Updated 5 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆76Updated 2 years ago
- AHB3-Lite Interconnect☆90Updated last year
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- Verilog SPI master and slave☆57Updated 9 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆273Updated 5 years ago
- A simple implementation of a UART modem in Verilog.☆151Updated 3 years ago
- Verilog digital signal processing components☆150Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- SDRAM controller with AXI4 interface☆96Updated 6 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- RISC-V Integration for PYNQ☆174Updated 6 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- WISHBONE SD Card Controller IP Core☆126Updated 2 years ago
- I2C controller core☆47Updated 2 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆65Updated 5 years ago