PulseRain Reindeer - RISCV RV32I[M] Soft CPU
☆127Aug 28, 2019Updated 7 years ago
Alternatives and similar repositories for Reindeer
Users that are interested in Reindeer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SoftCPU/SoC engine-V☆56Apr 28, 2026Updated 4 months ago
- ☆65Dec 16, 2018Updated 7 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago
- SCR1 is a high-quality open-source RISC-V MCU core in Verilog☆999Nov 15, 2024Updated last year
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,370Jul 31, 2026Updated last month
- Yet Another RISC-V Implementation☆101Sep 21, 2024Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,282Aug 26, 2026Updated last week
- ☆14Oct 19, 2019Updated 6 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,239Updated this week
- RISC-V CPU Core☆445Jun 24, 2025Updated last year
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Mar 14, 2020Updated 6 years ago
- Ibex is a small 32-bit RISC-V CPU core with high-level of verification (previously known as zero-riscy)☆2,033Updated this week
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆236Aug 25, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SERV - The SErial RISC-V CPU☆1,878Aug 25, 2026Updated last week
- VeeR EH1 core☆966Jul 16, 2026Updated last month
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆87Oct 11, 2019Updated 6 years ago
- 32-bit Superscalar RISC-V CPU☆1,298Sep 18, 2021Updated 4 years ago
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆35Nov 3, 2019Updated 6 years ago
- ☆36Mar 8, 2023Updated 3 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆76May 15, 2023Updated 3 years ago
- RISC-V CPU Core (RV32IM)☆1,778Sep 18, 2021Updated 4 years ago
- opensouce RISC-V cpu core implemented in Verilog from scratch in one night!☆2,602Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A small, light weight, RISC CPU soft core☆1,579Aug 19, 2026Updated 2 weeks ago
- A directory of Western Digital’s RISC-V SweRV Cores☆882Mar 26, 2020Updated 6 years ago
- AltOr32 - Alternative Lightweight OpenRisc CPU☆13Dec 17, 2015Updated 10 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- A 32-bit RISC-V soft processor☆327Jan 26, 2026Updated 7 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆680Jul 7, 2026Updated last month
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆297Jul 28, 2020Updated 6 years ago
- A cross platform, formally verified, open source, hyperRAM controller with simulator☆17Feb 22, 2019Updated 7 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆313May 25, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago
- A simple low-resource usage Kalman Filter using shared resources - in MyHDL☆10Oct 7, 2024Updated last year
- Nitro USB FPGA core☆89Mar 1, 2026Updated 6 months ago
- An open-source microcontroller system based on RISC-V☆1,064Feb 6, 2024Updated 2 years ago
- Naive Educational RISC V processor☆101Oct 12, 2025Updated 10 months ago
- 本工具用于自动生成一个Wallace Tree算法VerilogHDL代码实例 ，并附带了一些配套的工具和一个完整的VerilogHDL描述的乘法器。☆27Jun 1, 2023Updated 3 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago