PulseRain / ReindeerLinks
PulseRain Reindeer - RISCV RV32I[M] Soft CPU
☆128Updated 5 years ago
Alternatives and similar repositories for Reindeer
Users that are interested in Reindeer are comparing it to the libraries listed below
Sorting:
- Verilog implementation of a RISC-V core☆121Updated 6 years ago
- Basic RISC-V Test SoC☆136Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 4 years ago
- Verilog UART☆173Updated 12 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- OpenXuantie - OpenE906 Core☆139Updated last year
- ☆87Updated 3 months ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆129Updated 5 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆271Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 3 years ago
- AHB3-Lite Interconnect☆89Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- OpenXuantie - OpenE902 Core☆152Updated last year
- SDRAM controller with AXI4 interface☆94Updated 5 years ago
- Labs to learn SpinalHDL☆149Updated last year
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A simple implementation of a UART modem in Verilog.☆141Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆83Updated 2 years ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Verilog SPI master and slave☆55Updated 9 years ago
- AXI4 and AXI4-Lite interface definitions☆92Updated 4 years ago
- RISC-V System on Chip Template☆158Updated 3 weeks ago
- Verilog digital signal processing components☆143Updated 2 years ago
- IEEE 754 floating point unit in Verilog☆140Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- Yet Another RISC-V Implementation☆94Updated 9 months ago
- Fixed Point Math Library for Verilog☆134Updated 10 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago