PulseRain / ReindeerLinks
PulseRain Reindeer - RISCV RV32I[M] Soft CPU
☆128Updated 5 years ago
Alternatives and similar repositories for Reindeer
Users that are interested in Reindeer are comparing it to the libraries listed below
Sorting:
- Verilog implementation of a RISC-V core☆122Updated 6 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆218Updated 4 years ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- Labs to learn SpinalHDL☆149Updated last year
- Basic RISC-V Test SoC☆138Updated 6 years ago
- MIPI I3C Basic v1.0 communication Slave source code in Verilog with BSD license to support use in sensors and other devices.☆131Updated 5 years ago
- AHB3-Lite Interconnect☆90Updated last year
- OpenXuantie - OpenE906 Core☆139Updated last year
- A picorv32-riscv Soc with DMAC and Ethernet controller & lwip & Kirtex7@333MHz☆72Updated 4 years ago
- ☆89Updated 4 months ago
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆81Updated 5 years ago
- Verilog UART☆177Updated 12 years ago
- SDRAM controller with AXI4 interface☆96Updated 5 years ago
- Basic floating-point components for RISC-V processors☆66Updated 5 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago
- Silicon-validated SoC implementation of the PicoSoc/PicoRV32☆272Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- OpenXuantie - OpenE902 Core☆153Updated last year
- RISC-V System on Chip Template☆158Updated this week
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆122Updated 2 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- I2C controller core☆47Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- Fixed Point Math Library for Verilog☆137Updated 11 years ago
- ☆240Updated 2 years ago
- WISHBONE SD Card Controller IP Core☆125Updated 2 years ago
- A simple implementation of a UART modem in Verilog.☆148Updated 3 years ago