grahamedgecombe / icicle
32-bit RISC-V system on chip for iCE40 FPGAs
☆298Updated last year
Related projects: ⓘ
- Documenting the Lattice ECP5 bit-stream format.☆396Updated 7 months ago
- Small footprint and configurable DRAM core☆371Updated 2 weeks ago
- A damn small msp430-compatible customizable soft-core microcontroller-like processor system written in platform-independent VHDL.☆203Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆258Updated last month
- A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals☆228Updated 5 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆305Updated 4 months ago
- Multi-platform nightly builds of open source FPGA tools☆288Updated 2 years ago
- ☆234Updated this week
- USB Serial on the TinyFPGA BX☆131Updated 3 years ago
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆214Updated 2 years ago
- Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation☆241Updated 7 months ago
- PCB for ULX3S FPGA R&D board☆369Updated last year
- VHDL synthesis (based on ghdl)☆301Updated 2 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆239Updated last year
- VHDL library 4 FPGAs☆167Updated this week
- Example designs showing different ways to use F4PGA toolchains.☆263Updated 5 months ago
- A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz☆401Updated this week
- SoC based on VexRiscv and ICE40 UP5K☆147Updated 5 months ago
- Small footprint and configurable Ethernet core☆208Updated this week
- A utility for Composing FPGA designs from Peripherals☆167Updated 8 months ago
- FOSS architecture definitions of FPGA hardware useful for doing PnR device generation.☆270Updated this week
- An open source USB bootloader for FPGAs☆356Updated last year
- A FPGA core for a simple SDRAM controller.☆113Updated 2 years ago
- A simple, basic, formally verified UART controller☆272Updated 7 months ago
- USB3 PIPE interface for Xilinx 7-Series☆195Updated 2 years ago
- Small footprint and configurable PCIe core☆465Updated this week
- A Verilog implementation of DisplayPort protocol for FPGAs☆228Updated 5 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆206Updated last year
- Collection of open-source peripherals in Verilog☆170Updated 2 years ago
- Linux on LiteX-VexRiscv☆566Updated 2 months ago